IRMCF171 查看數據表（PDF） - International Rectifier
零件编号
产品描述 (功能)
生产厂家
IRMCF171 Datasheet PDF : 36 Pages
| |||
IRMCF171
P5.2/TMS
Input port 5.2, configured as JTAG port by default
Analog Output Interface
P2.7/AOPWM1 Input/output, can be configured as 8-bit PWM output 1 with programmable carrier
frequency
P3.1/AOPWM2 Input/output, can be configured as 8-bit PWM output 2 with programmable carrier
frequency
Crystal Interface
XTAL0
XTAL1
Input, connected to crystal
Output, connected to crystal
Reset Interface
RESET
Input and Output, system reset, doesn’t require external RC time constant
I2C Interface
SCL/SO-SI
SDA/CS0
Output, I2C clock output, or SPI data
Input/output, I2C Data line or SPI chip select 0
I2C/SPI Interface
SCL/SO-SI
SDA/CS0
P1.3/SYNC/SCK
P3.0/INT2/CS1
Output, I2C clock output, or SPI data
Input/output, I2C data line or SPI chip select 0
Input/output port 1.3, can be configured as SYNC output or SPI clock output
Input/output port 3.0, can be configured as INT2 input or SPI chip select 1
4.2 Motion Peripheral Interface Group
PWM
PWMUH
PWMUL
PWMVH
PWMVL
PWMWH
PWMWL
PFCPWM
Output, PWM phase U high side gate signal, internally pulled down by 58kΩ,
configured high true at a power up
Output, PWM phase U low side gate signal, internally pulled down by 58kΩ,
configured high true at a power up
Output, PWM phase V high side gate signal, internally pulled down by 58kΩ,
configured high true at a power up
Output, PWM phase V low side gate signal, internally pulled down by 58kΩ,
configured high true at a power up
Output, PWM phase W high side gate signal, internally pulled down by 58kΩ,
configured high true at a power up
Output, PWM phase W low side gate signal, internally pulled down by 58kΩ,
configured high true at a power up
Output, PFCPWM output signal, internally pulled up by 70kΩ, configured low true at a
power up
Fault
GATEKILL
Input, upon assertion this negates all six PWM signals, active low, internally pulled up
by 70kΩ
4.3 Analog Interface Group
AVSS
Analog power return, (analog internal 1.8V power is shared with VDDCAP)
AREF
0.6V buffered output
CMEXT
Unbuffered 0.6V, input to the AREF buffer, capacitor needs to be connected.
IFB+
Input, Operational amplifier positive input for shunt resistor current sensing
11 www.irf.com
© 2013 International Rectifier
April 20, 2013
Share Link: 