IS45S32200L-7TLA1-TR 查看數據表（PDF） - Integrated Silicon Solution
零件编号
产品描述 (功能)
生产厂家
IS45S32200L-7TLA1-TR
Integrated Silicon Solution
IS45S32200L-7TLA1-TR Datasheet PDF : 60 Pages
| |||
IS42S32200L, IS45S32200L
REGISTER DEFINITION
Mode Register
The mode register is used to define the specific mode
of operation of the SDRAM. This definition includes the
selection of a burst length, a burst type, a CAS\ latency,
an operating mode and a write burst mode, as shown in
MODE REGISTER DEFINITION.
The mode register is programmed via the LOAD MODE
REGISTER command and will retain the stored information
until it is programmed again or the device loses power.
Mode register bits M0-M2 specify the burst length, M3
specifies the type of burst (sequential or interleaved), M4- M6
specify the CAS latency, M7 and M8 specify the operating
mode, M9 specifies the WRITE burst mode, and M10 and
M11 and M12 are reserved for future use.
The mode register must be loaded when all banks are
idle, and the controller must wait the specified time before
initiating the subsequent operation.Violating either of these
requirements will result in unspecified operation.
MODE REGISTER DEFINITION
BA0,1 A10/AP A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 Address Bus
0(1)
0(1)
Burst Type
M3Type
0 Sequential
1 Interleaved
Burst Length
M2 M1 M0
000
001
010
011
100
101
110
111
Sequential
1
2
4
8
Reserved
Reserved
Reserved
Full Page
Interleave
1
2
4
8
Reserved
Reserved
Reserved
Reserved
Latency Mode
M6 M5 M4
000
001
010
011
100
101
110
111
CAS Latency
Reserved
Reserved
2
3
Reserved
Reserved
Reserved
Reserved
MRS
M8 M7
00
——
MRS
Mode Register Set
All Other States Reserved
Write Burst Mode
M9 Mode
0 Burst Write
1 Single-Bit Write
Note:
1. Maintain low during Mode Register Set.
14
Integrated Silicon Solution, Inc. — www.issi.com
Rev.A
10/17/2012
Share Link: