DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CY8C5488LTI-LP093 查看數據表(PDF) - Cypress Semiconductor

零件编号
产品描述 (功能)
生产厂家
CY8C5488LTI-LP093
Cypress
Cypress Semiconductor Cypress
CY8C5488LTI-LP093 Datasheet PDF : 120 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
PSoC® 5LP: CY8C54LP Family
Datasheet
Figure 2-3. 68-Pin QFN Part Pinout[3]
(TRACEDATA[2] , GPIO) P2[6] 1
(TRACEDATA[3] , GPIO) P2[7] 2
(I2C0 : SCL, SIO) P12[4] 3
(I2C0 : SDA, SIO) P12[5] 4
VSSB 5
IND 6
VBOOST 7
VBAT 8
VSSD 9
XRES 10
( TMS, SWDIO, GPIO) P1[0] 11
( TCK, SWDCK, GPIO) P1[1] 12
( Configurable XRES, GPIO) P1[2] 13
( TDO, SWV, GPIO) P1[3] 14
( TDI, GPIO) P1[4] 15
( NTRST, GPIO) P1[5] 16
VDDIO1 17
LINES SHOW VDDIO
TO IO SUPPLY
ASSOCIATION
QFN
(TOP VIEW)
51 P0[3] ( GPIO, OPAMP0 -/EXTREF0)
50 P0[2] ( GPIO, OPAMP0+/SAR1 EXTREF)
49 P0[1] ( GPIO, OPAMP0 O)UT
48 P0[0] ( GPIO, OPAMP2 OUT)
47 P12[3] (SIO)
46 P12[2] (SIO)
45 VSSD
44 VDDA
43 VSSA
42 VCCA
41 P15[3] ( GPIO, KHZ XTAL: XI)
40 P15[2] ( GPIO, KHZ XTAL:XO)
39 P12[1] (SIO, I2C1 : SDA)
38 P12[0] (SIO, 12C1 : SCL)
37 P3[7] ( GPIO)
36 P3[6] ( GPIO)
35 VDDIO 3
Notes
2. Pins are Do Not Use (DNU) on devices without USB. The pin must be left floating.
3. The center pad on the QFN package should be connected to digital ground (VSSD) for best mechanical, thermal, and electrical performance. If not connected to
ground, it should be electrically floated and not connected to any other signal.
Document Number: 001-84934 Rev. *E
Page 7 of 120

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]