1Semiconductor
PEDL60851D-01
ML60851D
EP0 Receive packet ready bit (D0)
This bit can be read by the local MCU. Further, this bit can be set to “0” by writing “1” to the D0 bit.
The conditions of asserting and deasserting this bit are the following.
Bit name
EP0 Receive packet ready (D0)
Asserting condition
1. When data is received in EP0
and storing of one packet of
receive data in EP0RXFIFO is
completed.
2. When a setup packet is received
during a control Read or a control
Write transfer.
Action when asserted
EP0 is locked (that is, an NAK is
returned automatically when a data
packet is received from the host
computer).
(In the case of the asserting
condition 1, the local MCU can read
EP0RXFIFO.)
Bit name
EP0 Receive packet ready (D0)
Deasserting condition
1. When the local MCU resets
(writes a “1” in) this bit.
2. When the local MCU resets the
setup ready bit during a control
Write transfer.
Action when deasserted
Reception is possible in EP0.
R/Reset: Reading possible/ Reset when a “1” is written
R/Set: Reading possible/ Set when a “1” is written
16/82