DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MFRC522_(2007) 查看數據表(PDF) - NXP Semiconductors.

零件编号
产品描述 (功能)
生产厂家
MFRC522_
(Rev.:2007)
NXP
NXP Semiconductors. NXP
MFRC522_ Datasheet PDF : 109 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
NXP Semiconductors
MFRC522
Contactless Reader IC
Table 9: CommandReg register (address 01h); reset value: 20h
Bit
7
6
5
4
3
2
1
0
Symbol
-
RcvOff Power Down
Command
Access
RFU
r/w
dy
dy
Rights
Table 10: Description of CommandReg bits
Bit
Symbol
Description
7 to 6 -
Reserved for future use.
5
RcvOff
Set to logic 1, the analog part of the receiver is switched off.
4
PowerDown Set to logic 1, Soft Power-down mode is entered.
Set to logic 0, the MFRC522 starts the wake up procedure. During this
procedure this bit still shows a logic 1. A logic 0 indicates that the
MFRC522 is ready for operations; see Section 16.2 “Soft
Power-down”.
Remark: The bit PowerDown cannot be set, when the command
SoftReset has been activated.
3 to 0
Command
Activates a command according to the Command Code. Reading this
register shows which command is actually executed (see Section 18.3
“MFRC522 Commands Overview”).
9.2.1.3 CommIEnReg
Control bits to enable and disable the passing of interrupt requests.
Table 11: CommIEnReg register (address 02h); reset value: 80h
Bit
7
6
5
4
3
2
Symbol IRqInv TxIEn RxIEn IdleIEn HiAlertIEn LoAlertIEn
Access r/w
r/w
r/w
r/w
r/w
r/w
Rights
1
ErrIEn
r/w
0
TimerIEn
r/w
Table 12: Description of CommIEnReg bits
Bit
Symbol Description
7
IRqInv
Set to logic 1, the signal on pin IRQ is inverted with respect to bit IRq in the
register Status1Reg.
Set to logic 0, the signal on pin IRQ is equal to bit IRq. In combination with
bit IRqPushPull in register DivIEnReg, the default value of logic 1 ensures,
that the output level on pin IRQ is tristate.
6
TxIEn
Allows the transmitter interrupt request (indicated by bit TxIRq) to be
propagated to pin IRQ.
5
RxIEn
Allows the receiver interrupt request (indicated by bit RxIRq) to be
propagated to pin IRQ.
4
IdleIEn
Allows the idle interrupt request (indicated by bit IdleIRq) to be propagated to
pin IRQ.
3
HiAlertIEn Allows the high alert interrupt request (indicated by bit HiAlertIRq) to be
propagated to pin IRQ.
112132
Product data sheet
Rev. 3.2 — 22 May 2007
© NXP B.V. 2007. All rights reserved.
14 of 109

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]