M48T59Y-70MH1E 查看數據表（PDF） - STMicroelectronics
零件编号
产品描述 (功能)
生产厂家
M48T59Y-70MH1E Datasheet PDF : 29 Pages
| |||
M48T59, M48T59Y, M48T59V*
READ Mode
The M48T59/Y/V is in the READ Mode whenever
W (WRITE Enable) is high and E (Chip Enable) is
low. The unique address specified by the 13 ad-
dress inputs defines which one of the 8,192 bytes
of data is to be accessed. Valid data will be avail-
able at the Data I/O pins within Address Access
time (tAVQV) after the last address input signal is
stable, providing that the E and G access times
are also satisfied. If the E and G access times are
not met, valid data will be available after the latter
of the Chip Enable Access time (tELQV) or Output
Enable Access time (tGLQV).
The state of the eight three-state Data I/O signals
is controlled by E and G. If the outputs are activat-
ed before tAVQV, the data lines will be driven to an
indeterminate state until tAVQV. If the Address In-
puts are changed while E and G remain active,
output data will remain valid for Output Data Hold
time (tAXQX) but will go indeterminate until the next
Address Access.
Figure 7. READ Mode AC Waveforms
A0-A12
tAVAV
VALID
tAVQV
tELQV
E
tELQX
tGLQV
G
DQ0-DQ7
tGLQX
tAXQX
tEHQZ
tGHQZ
VALID
Note: WRITE Enable (W) = High.
AI01385
Table 3. READ Mode AC Characteristics
M48T59/Y/V
Symbol
Parameter(1)
–70
Unit
Min
Max
tAVAV READ Cycle Time
70
ns
tAVQV(2) Address Valid to Output Valid
70
ns
tELQV(2) Chip Enable Low to Output Valid
70
ns
tGLQV(2) Output Enable Low to Output Valid
35
ns
tELQX(3) Chip Enable Low to Output Transition
5
ns
tGLQX(3) Output Enable Low to Output Transition
5
ns
tEHQZ(3) Chip Enable High to Output Hi-Z
25
ns
tGHQZ(3) Output Enable High to Output Hi-Z
25
ns
tAXQX(2) Address Transition to Output Transition
10
ns
Note: 1. Valid for Ambient Operating Temperature: TA = 0 to 70°C; VCC = 4.5 to 5.5V, 4.75 to 5.5V, or 3.0 to 3.6V (except where noted).
2. CL = 100pF (see Figure 15., page 20).
3. CL = 5pF (see Figure 15., page 20).
7/29
Share Link: 