DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ST72324J2-AUTO 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
生产厂家
ST72324J2-AUTO Datasheet PDF : 194 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Pin description
ST72324xx-Auto
1. On the chip, each I/O port has eight pads. Pads that are not bonded to external pins are in input pull-up configuration after
reset. The configuration of these pads must be kept at reset state to avoid added current consumption.
2. It is mandatory to connect all available VDD and VAREF pins to the supply voltage and all VSS and VSSA pins to ground.
3. OSC1 and OSC2 pins connect a crystal/ceramic resonator, or an external source to the on-chip oscillator; see
Section 12.6: Clock and timing characteristics for more details.
4. For details refer to Section 12.9.1 on page 162.
Legend / Abbreviations for Table 2:
Type:
I = input, O = output, S = supply
Input level:
A = Dedicated analog input
In/Output level: C = CMOS 0.3VDD/0.7DD
) Output level:
CT = CMOS 0.3VDD/0.7DD with input trigger
HS = 20mA high sink (on N-buffer only)
t(s Port and control configuration:
c Input: float = floating, wpu = weak pull-up, int = interrupt(a), ana = analog ports
Obsolete Product(s) - Obsolete Produ Output: OD = open drain(b), PP = push-pull
a. In the interrupt input column, “eiX” defines the associated external interrupt vector. If the weak pull-up column
(wpu) is merged with the interrupt column (int), then the I/O configuration is pull-up interrupt input, else the
configuration is floating interrupt input.
b. In the open drain output column, ‘T’ defines a true open drain I/O (P-Buffer and protection diode to VDD are not
implemented). See Section 9: I/O ports and Section 12.9: I/O port pin characteristics for more details.
18/193
Doc ID 13841 Rev 1

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]