LTC1199LI 查看數據表（PDF） - Linear Technology

零件编号

产品描述 (功能)

生产厂家

LTC1199LI

10-Bit, 500ksps ADCs in MSOP with Auto Shutdown

Linear Technology 

LTC1197/LTC1197L

LTC1199/LTC1199L

APPLICATIO S I FOR ATIO

tCYC (16 CLKs)*

CS

tsuCS

CLK

1

2

3

4

5

6

7

8

9

10 11 12 13 14 15 16

1

START

ODD/

SIGN

DIN

DON’T CARE

HI-Z

DOUT

SGL/

DIFF

DUMMY

tdDO

ten

NULL

BITS

B9 B8 B7 B6 B5 B4 B3 B2 B1 B0*

Hi-Z

tSMPL

(1.5 CLKs)

tCONV

(10.5 CLKs)

*AFTER COMPLETING THE DATA TRANSFER, IF FURTHER CLOCKS ARE APPLIED WITH CS LOW,

THE ADC WILL OUTPUT ZEROS INDEFINITELY

POWER

DOWN

1197/99 F02

Figure 2. LTC1199/LTC1199L Operating Sequence

The LTC1197/LTC1197L do not require a configuration

input word and have no DIN pin. A falling CS initiates data

transfer as shown in the LTC1197/LTC1197L operating

sequence. After CS falls, the second CLK pulse enables

DOUT. After two null bits, the A/D conversion result is output

on the DOUT line in MSB-first format. Bringing CS high

resets the LTC1197/LTC1197L for the next data exchange

and minimizes the supply current if CLK is continuously

running.

INPUT DATA WORD (LTC1199/LTC1199L ONLY)

The LTC1199 4-bit data word is clocked into the DIN input

on the rising edge of the clock after CS goes low and the

start bit has been recognized. Further inputs on the DIN pin

are then ignored until the next CS cycle. The input word is

defined as follows:

START

SGL/ ODD/

DIFF SIGN

MUX

ADDRESS

DUMMY

1197/99 AI01

Start Bit

The first “logical one” clocked into the DIN input after CS

goes low is the start bit. The start bit initiates the data

transfer and all leading zeros that precede this logical one

will be ignored. After the start bit is received the remaining

bits of the input word will be clocked in. Further inputs on

the DIN pin are then ignored until the next CS cycle.

Multiplexer (MUX) Address

The bits of the input word following the start bit assign the

MUX configuration for the requested conversion. For a

given channel selection, the converter will measure the

voltage between the two channels indicated by the “+” and

“–” signs in the selected row of the following table. In

single-ended mode, all input channels are measured with

respect to GND. Only the + inputs have sample-and-holds.

Signals applied at the – inputs must not change more than

the required accuracy during the conversion.

Multiplexer Channel Selection

MUX ADDRESS

SGL/DIFF ODD/SIGN

1

0

1

1

0

0

0

1

CHANNEL #

0

1 GND

+

–

+–

+–

–+

1197/99 AI02

13

Share Link: