TDA8034AT 查看數據表（PDF） - NXP Semiconductors.
零件编号
产品描述 (功能)
生产厂家
TDA8034AT Datasheet PDF : 30 Pages
| |||
NXP Semiconductors
TDA8034T; TDA8034AT
Smart card interface
Table 7. Characteristics of IC supply voltage …continued
VDDP = 5 V; VDD = 3.3 V; VDD(INTF) = 3.3 V; fxtal = 10 MHz; GND = 0 V; Tamb = 25 C; unless otherwise specified.
Symbol Parameter
Conditions
Min
Typ
Max
Unit
tf(o)
output fall time
CL 80 pF; 10 % to 90 %;
-
-
0 V to VCC
0.1
s
Rpu
pull-up resistance
connected to VCC
7
9
11
k
Ipu
pull-up current
VOH = 0.9VCC; C = 80 pF
8
6
4
mA
Data lines to the system: pin I/OUC[4]
VOL
LOW-level output
IOL = 1 mA
voltage
0
-
0.3
V
VOH
HIGH-level output
voltage
no DC load
IOH 40 A; VDD(INTF) > 2 V
0.9VDD(INTF) -
0.75VDD(INTF) -
IOH 20 A; VDD(INTF) < 2 V
0.75VDD(INTF) -
VIL
LOW-level input
voltage
0.3
-
VDD(INTF) + 0.1 V
VDD(INTF) + 0.1 V
VDD(INTF) + 0.1 V
+0.3VDD(INTF) V
VIH
HIGH-level input
voltage
0.7VDD(INTF) -
VDD(INTF) + 0.3 V
Vhys
hysteresis voltage
pin I/OUC
IIH
HIGH-level input
VIH = VDD(INTF)
current
-
0.14VDD(INTF) -
V
-
-
10
A
IIL
LOW-level input current VIL = 0 V
-
-
600
A
Rpu
pull-up resistance
connected to VDD(INTF)
8
10
12
k
tr(i)
input rise time
VIL maximum to
VIH minimum
-
-
1.2
s
tr(o)
output rise time
CL 30 pF; 10 % to 90 %;
-
-
0 V to VDD(INTF)
0.1
s
tf(i)
input fall time
VIL maximum to
VIH minimum
-
-
1.2
s
tf(o)
output fall time
CL 30 pF; 10 % to 90 %;
-
-
0 V to VDD(INTF)
0.1
s
Ipu
pull-up current
VOH = 0.9VDD; C = 30 pF
1
-
-
mA
Internal oscillator
fosc(int)
internal oscillator
frequency
Shutdown mode
active state
100
150
200
2
2.7
3.2
kHz
MHz
Reset output to the card: pin RST
Vo
output voltage
Shutdown mode
no load
0
-
0.1
V
Io = 1 mA
0
-
Io
output current
Shutdown mode; pin RST
-
-
grounded
0.3
V
1
mA
td
delay time
between pins RSTIN and
-
-
2
s
RST; RST enabled
VOL
LOW-level output
IOL = 200 A; VCC = +5 V
voltage
IOL = 200 A; VCC = +3 V
current limit IOL = 20 mA
0
-
0
-
VCC 0.4
-
0.3
V
0.2
V
VCC
V
TDA8034T_TDA8034AT
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3.1 — 13 December 2012
© NXP B.V. 2012. All rights reserved.
17 of 30
Share Link: 