CXD1961AQ 查看數據表（PDF） - Sony Semiconductor

零件编号

产品描述 (功能)

生产厂家

CXD1961AQ

DVB-S Frontend IC (QPSK demodulation + FEC)

Sony Semiconductor 

CXD1961AQ

Sub address 11 (hex)

Write

QTH

Qsync Threshold and QBEC period

QTH5 to QTH0

(MSB) (LSB)

Threshold for carrier lock detection

These parameters relate to QTLEV [1:0] in register 1F (hex) and

AGC reference 21 (hex).

Ex.) QTLEV [1:0] = 01 AGC ref = 32 (hex)

QTH [5:0] = 101000

TQBEC1 to TQBEC0

Count period of QPSK bit error count

TQBEC1 TQBEC0

0

0

0

1

1

0

1

1

Count period

28

216

219

223

Select TQBEC [1:0] = 10 to use QPSK BER indicator (register 07 (hex))

Sub address 12 (hex)

Write

VTH

Viterbi sync threshold and period

VTH4 to VTH0

Threshold for punctured mapping synchronization

11110: Min. 00000: Max.

TVS2 to TVS0

Detection period for punctured mapping synchronization

110: Min 000: Max.

code rate

1/2

2/3

3/4

4/5

5/6

6/7

7/8

VTH4 to VTH0, TVS2 to TVS0

8B (hex)

BB (hex)

CB (hex)

D3 (hex)

DB (hex)

E3 (hex)

E3 (hex)

– 24 –

Share Link: