DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PACVGA201 查看數據表(PDF) - ON Semiconductor

零件编号
产品描述 (功能)
生产厂家
PACVGA201
ON-Semiconductor
ON Semiconductor ON-Semiconductor
PACVGA201 Datasheet PDF : 6 Pages
1 2 3 4 5 6
PACVGA201
VGA Port Companion Circuit
Product Description
The PACVGA201 provides seven channels of ESD protection for
all signal lines commonly found in a VGA port. ESD protection is
implemented with currentsteering diodes designed to safely handle
the high surge currents encountered with IEC6100042 Level4
ESD Protection (8 kV contact discharge). When a channel is
subjected to an electrostatic discharge, the ESD current pulse is
diverted via the protection diodes into the positive supply rail or
ground where it may be safely dissipated.
Separate positive supply rails are provided for the VIDEO,
DDC_OUT and SYNC channels to facilitate interfacing with
lowvoltage video controller ICs and to provide design flexibility in
multiplesupplyvoltage environments.
An internal diode (D1, in schematic below) is provided such that
VCC2 is derived from VCC3 (VCC2 does not require an external power
supply input). In applications where VCC3 may be powered down,
diode D1 blocks any DC current path from the DDC_OUT pins back to
the powered down VCC3 rail via the upper ESD protection diodes.
Two noninverting drivers provide buffering for the HSYNC and
VSYNC signals from the Video Controller IC (SYNC_IN1,
SYNC_IN2). These buffers accept TTL input levels and convert them
to CMOS output levels that swing between Ground and VCC3.
When the PWR_UP input is driven LOW, the SYNC outputs are
driven LOW and the SYNC inputs can float: no current will be drawn
from the VCC3 supply.
The PACVGA201 is housed in a 16pin QSOP package with RoHS
compliant leadfree finishing.
Features
Seven Channels of ESD Protection for All VGA Port Connector
Pins
Meets IEC6100042 Level4 ESD Requirements
(8 kV Contact Discharge)
Very Low Loading Capacitance from ESD Protection Diodes on
VIDEO Lines, 4pF Typical
TTL to CMOS LevelTranslating Buffers with Power Down
Mode for HSYNC and VSYNC Lines
Three Power Supplies for Design Flexibility
Compact 16Pin QSOP Package
These Devices are PbFree and are RoHS Compliant
Applications
ESD Protection and Termination Resistors for VGA (Video) Port
Interfaces
Desktop PCs
Notebook Computers
LCD Monitors
http://onsemi.com
QSOP16
QR SUFFIX
CASE 492
MARKING DIAGRAM
PACVGA
201QR
YYWWG
PACVGA 201QR = Specific Device Code
YY
= Year
WW
= Work Week
G
= PbFree Package
ORDERING INFORMATION
Device
PACVGA201QR
Package
Shipping
QSOP16 2500/Tape & Reel
(PbFree)
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
Semiconductor Components Industries, LLC, 2011
1
October, 2011 Rev. 4
Publication Order Number:
PACVGA201/D

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]