M24C16-F(2010) 查看數據表（PDF） - STMicroelectronics

零件编号

产品描述 (功能)

生产厂家

M24C16-F
(Rev.:2010)

16 Kbit, 8 Kbit, 4 Kbit, 2 Kbit and 1 Kbit serial I²C bus EEPROM

STMicroelectronics 

Device operation

M24C16, M24C08, M24C04, M24C02, M24C01

3.6.2

the addressed location is not Write-protected, the device replies with Ack. The bus master

terminates the transfer by generating a Stop condition, as shown in Figure 8.

Page Write

The Page Write mode allows up to 16 bytes to be written in a single Write cycle, provided

that they are all located in the same page in the memory: that is, the most significant

memory address bits are the same. If more bytes are sent than will fit up to the end of the

page, a condition known as ‘roll-over’ occurs. This should be avoided, as data starts to

become overwritten in an implementation dependent way.

The bus master sends from 1 to 16 bytes of data, each of which is acknowledged by the

device if Write Control (WC) is Low. If the addressed location is Write-protected, by Write

Control (WC) being driven High (during the period from the Start condition until the end of

the address byte), the device replies to the data bytes with NoAck, as shown in Figure 7,

and the locations are not modified. After each byte is transferred, the internal byte address

counter (the 4 least significant address bits only) is incremented. The transfer is terminated

by the bus master generating a Stop condition.

Figure 8. Write mode sequences with WC = 0 (data write enabled)

WC

Byte Write

ACK

ACK

ACK

Dev Select

Byte address

Data in

R/W

WC

Page Write

WC (cont'd)

Page Write

(cont'd)

ACK

ACK

ACK

ACK

Dev Select

Byte address

Data in 1

Data in 2

Data in 3

R/W

ACK

ACK

Data in N

AI02804c

14/39

Doc ID 5067 Rev 16

Share Link: