DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

VSC6511RC 查看數據表(PDF) - Vitesse Semiconductor

零件编号
产品描述 (功能)
生产厂家
VSC6511RC Datasheet PDF : 22 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
VITESSE
SEMICONDUCTOR CORPORATION
Advance Product Information
VSC6511
SMPTE 292M Serializer, Deserialzer, and
Deserializer/Reclocker
Scrambler and NRZ(I) Encoder
The 20 bits out of the CRC Generator are sent to the parallel Scrambler where the data is scrambled and
NRZ(I) encoded using the combined generator polynomial of G(x)=(x9 + x4 +1)(x+1). Scrambling/NRZ(I)
Encoding is enabled only when in Serializer Mode if SCREN is HIGH. Scrambling is disabled when SCREN is
LOW and in other modes.
Serializer
The data from the Scrambler is converted from 20-parallel bits at the REFCLK rate to a 1 bit serial data
stream that is 20X the REFCLK rate. The serial data stream is interleaved according to SMPTE 292M-1998
with D0 being transmitted first. Fig #1 shows the interleaved data stream in more detail.
Figure 2: Interleaved Data Stream
EAV
LN
CRC
DIGITAL
LINE
BLANKING
SAV
DIGITAL
ACTIVE
LINE
EAV
Cable Driver Outputs
Two sets of differential serial outputs are provided for transporting the 1.485Gb/s signal. These outputs
SDO0/SDO0 and SDO1/SDO1 are supplied data from the serializer (in Serializer mode) or the CRU of the
Reclocker stage (in Deserializer/Reclocker mode). Each output, SDO0 and SDO1, has an independent logic
level control input, OE0 and OE1, which when HIGH enable the outputs and when LOW disable the outputs.
When disabled, the output buffer will be powered down and TRUE and COMPLEMENT outputs will float
HIGH.
Each output is compliant with the SMPTE-292M cable driver specification when driving 75loads. In most
applications, a 1.5kresistor should be connected from the ISET0/ISET1 pin to ground in order to control the
current in the differential output amplifier. By lowering the ISET resistor, higher output swings may be realized.
The cable driver outputs also have sufficient headroom to drive 50loads and 50cable. ISET resistor val-
ues should be 1kor greater.
Serial Input
The differential PECL-style input, SDI/SDI, is the input source for 1.485Gb/s SMPTE-292M data in the
Deserializer and Reclocker modes. This input is ignored in Serializer mode.
G52311-0, Rev 2.1
6/25/01
© VITESSE SEMICONDUCTOR CORPORATION 741 Calle Plano Camarillo, CA 93012
Tel: (800) VITESSE FAX: (805) 987-5896 Email: prodinfo@vitesse.com
Internet: www.vitesse.com
Page 3

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]