DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MTL003 查看數據表(PDF) - Myson Century Inc

零件编号
产品描述 (功能)
生产厂家
MTL003
Myson
Myson Century Inc Myson
MTL003 Datasheet PDF : 64 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MYSON
TECHNOLOGY
MTL003
(Rev. 0.95)
SXGA Flat Panel Controller
FEATURES
General
Auto configuration of sampling clock frequency, phase, H/V center, as well as white balance.
Auto detection of present or non-present or over range sync signals and their polarities.
Composite sync separation and odd/even field detection of interlaced video.
On-chip output PLL provide clock frequency fine-tune (inverse, duty cycle and delay).
Selection of serial 2-wire I2C or 8-bit direct host interface to 8-bit MCU.
3.3V supplier, 5V I/O tolerance in 256-pin PQFP or 272-pin BGA package.
Input Processor
Single RGB (24-bit) or Dual RGB (48-bit) input rates up to 160MHz.
Support both non-interlaced and interlaced RGB graphic input signals.
YUV 4:2:2 or YUV 4:1:1 (CCIR601) interlaced video input.
Glue-less connection to Philips SAA711x digital video decoder.
Built-in YUV to RGB color space converter.
Compliant with digital LVDS/PanelLink TMDS input interface.
PC input resolution up to SXGA 1280x1024 @85Hz.
Video Processor
Independent programmable Horizontal and Vertical scaling ratios from 1/32 to 32
Flexible de-interlacing unit for digital YUV video input data.
Zoom to full screen resolution of de-interlaced YUV video data stream.
Built-in programmable gain control for white balance alignments.
Built-in programmable 8-bit or 10-bit gamma correction table.
Built-in programmable temporal color dithering.
Built-in programmable interpolation look-up table.
Support smooth panning under viewing window change.
Output Processor
Single pixel (18/24-bit) or Dual pixel (36/48-bit) per clock digital RGB output.
Built-in output timing generator with programmable clock and H/V sync.
Support VGA/SVGA/XGA/SXGA display resolution.
Overlay input interface with external OSD controller.
Double scan capability for interlaced input.
Memory Interface
Support 48/32/24 bit bus width, SDRAM/SGRAM x2 or x3 configuration.
Optional display through internal line buffer without external frame-buffer memory.
Support power down mode.
GENERAL DESCRIPTION
The MTL003 Flat Panel Display (FPD) Controller is an input format converter for TFT-LCD Monitor or LCD
TV application which accepts 15-pin D-sub RGB graphic signals (through ADC), YUV signals from digital
video decoder or digital RGB graphic signals from PanelLink TMDS receiver. It includes a RGB/YUV input
processor, configurable frame-buffer memory interface, video scaling up/down processor, OSD input
interface and output display processor in 256-pin PQFP or 272-pin BGA package.
Revision 0.95
- 1-
2000/06/14

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]