MX812J 查看數據表（PDF） - MX-COM Inc
零件编号
产品描述 (功能)
生产厂家
MX812J Datasheet PDF : 13 Pages
| |||
VSR CODEC with DRAM CONTROL
9
Control Timing Information ......
Timing Specification – Figures 6 and 7
Characteristics
See Note
t
CSE
tCSH
tHIZ
tCSOFF
tCK
tNXT
tCH
t
CL
t
CDS
t
CDH
tRDS
t
RDH
“CS-Enable to Clock-High”
Last “Clock-High to CS-High”
“CS-High to Reply Output Tri-state”
“CS-High” Time between transactions
“Clock-Cycle” Time
“Inter-Byte” Time
“Serial Clock-High” Period
“Serial Clock-Low” Period
“Command Data Set-Up” Time
“Command Data Hold” Time
“Reply Data Set-Up” Time
“Repy Data Hold” Time
Min.
2.0
4.0
–
2.0
2.0
4.0
500
500
250
0
250
50.0
MX812 PRELIMINARY INFORMATION
Typ.
–
–
–
–
–
–
–
–
–
–
–
–
Max.
–
–
2.0
–
–
–
–
–
–
–
–
–
Unit
µs
µs
µs
µs
µs
µs
ns
ns
ns
ns
ns
ns
Address Line Decoding
MA0 to MA21 are the outputs of the internal 22-bit DRAM address counter, which are time multiplexed as ‘Row’
and ‘Column’ addresses onto the DRAM address lines A0 to A10 etc., as shown below.
Memory Size (MS) Bit = “1” – 4Mbit DRAM
Pin
Row Address
Column Address
A0
MA0
MA1
A1
MA2
MA3
A2
MA4
MA5
A3
MA6
MA7
A4
MA8
MA9
Memory Size (MS) Bit = “0” – 1Mbit DRAM(s)
A5
MA10
MA11
A6
MA12
MA13
A7 A8
MA14 MA16
MA15 MA17
A9 A10/R2
MA18 MA20
MA19 MA21
Pin
A0
Row Address
MA0
Column Address MA1
A1
MA2
MA3
A2
MA4
MA5
A3
MA6
MA7
A4
MA8
MA9
A5 A6 A7 A8
MA10 MA12 MA14 MA16
MA11 MA13 MA15 MA17
A9
MA18
MA19
MA20
0
1
MA21
x
x
RAS1
active
A10/R2
active
DRAM Selected
“first”
“second”
x = don't care
Table 4 Address Line Decoding
Sample Rate (SR) Bit
SR = “1”
SR = “0”
Local Decoder Clock
Division
Ratio
64 kbps
128 kbps
Xtal/clock Frequency (MHz)
4.0
4.032
4.096
62.5 kbps
31.25 kbps
125 kHz
63 kbps
31.5 kbps
Internal Clock Rate
126 kHz
64 kbps
32 kbps
128 kHz
Table 5 Sampling Clock Rates Available
© 1997 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 910 744-5050 Fax: 910 744-5054
Doc. # 20480076.003
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA All trademarks and service marks are held by their respective companies.
Share Link: 