DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

A025DL02V5 查看數據表(PDF) - Unspecified

零件编号
产品描述 (功能)
生产厂家
A025DL02V5
ETC
Unspecified ETC
A025DL02V5 Datasheet PDF : 44 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
www.DataSheet4U.net
Version: 3
Page: 9 / 43
4. AC Timing
a. UPS051 (24MHz) Timing conditions (refer to Fig. 1, Fig. 2)
Parameter
Symbol Min.
Typ.
Max.
Unit.
Remark
DCLK Frequency
Period
Display period
HSYNC Blanking
Front porch
1/tDCLK
tH
thdisp
thblk
thfp
22.93
1560
66
345
24.535
1560
960
241
359
27.19
1728
255
MHz
DCLK
DCLK
DCLK
DCLK
Note 1
Pulse width
Period
VSYNC Display period
thsw
tV
tvdisp
1
15.2
245
1
16.6
262.5
240
thblk -1
20
265
DCLK
ms
tH
tH
Note 2
Blanking
tvblk
3
21
31
tH
Pulse width
tvsw
1
1
tvblk –1
DCLK
Data set-up time
tds
12
ns
Data hold time
tdh
12
ns
Vsync-to-Hsync set-up time
tvhs
1
(*) when tH = 68us, tV = 245tH
DCLK
Note 1: UPS051 Horizontal blanking time (thblk) is adjustable by setting register HBLK; requirement of
minimum blanking time and minimum front porch time must be satisfied.
Note 2: UPS051 Vertical blanking time (tvblk) is adjustable by setting register VBLK. UPS051 accepts both
interlace and non-interlace vertical input timing.
b. UPS051 (20MHz) Timing conditions (refer to Fig. 1, Fig. 2)
Parameter
Symbol Min.
Typ.
Max.
DCLK Frequency
Period
Display period
HSYNC Blanking
Front porch
1/tDCLK
tH
thdisp
thblk
thfp
19.43
1322
66
123
20.00
1360
960
241
159
22.93
1560
255
534
Pulse width
Period
thsw
1
1
thblk -1
15.2
16.6
20
tV
245
245
265
VSYNC Display period
tvdisp
240
Blanking
tvblk
3
4
24
Pulse width
Data set-up time
Data hold time
tvsw
1
1
tvblk –1
tds
12
tdh
12
Unit.
MHz
DCLK
DCLK
DCLK
DCLK
DCLK
ms
tH
tH
tH
DCLK
ns
ns
Remark
Note 1,2
Note 3
ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR
TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]