TP8452 查看數據表（PDF） - Topro

零件编号

产品描述 (功能)

生产厂家

TP8452

PS/2 2D 3Key Mouse Controller

Topro 

TP8452

PS/2 2D 3Key Mouse

Controller

d. Data Output ( data from TP8452 to system ):

If CLK keep low (inhibit status), data will not transmit.

If CLK raised to high and DATA is low(request-to-send),data is updated.

After receiving data from system, TP8452 will not start transmitting until CLK and DATA

are both high.

If CLK and DATA are both high, the transmission is ready.

DATA is valid prior to the falling edge of CLK and beyond the rising edge of CLK. During

transmission, TP8452 check for line contention by checking for an inactive level on CLK

lasting for no more than 100m sec.

Contention occurs when the system lowers CLK to inhibit TP8452 output after TP8452

has started a transmission. If this occurs before the rising edge of the tenth clock, TP8452

internal store its data in its buffer and returns DATA and CLK to an active level. If the

contention does not occur by the tenth clock, the transmission is completed.

Following a transmission, the system inhibits TP8452 by holding CLK low until it can

service the input or until the system receives a request to send a response from TP8452.

e. Data Input ( from system to TP8452):

System first check if TP8452 is transmitting data. If TP8452 is transmitting, the system

can override the output by forcing CLK to an inactive level prior to the tenth clock. If the

transmission of TP8452 beyond the tenth clock ,the system must receive the data.

If TP8452 is not transmitting or if the system choose to override the output, the system

force CLK to an inactive level for a period of not less than 100u sec while preparing for

output. When the system is ready to output start bit (0), it allows CLK to go to active level.

If request-to-send is detected, TP8452 clocks in 11 bits. Following the tenth clock,TP8452

checks for an active level on the DATA line, and if found, force DATA low , and clock once more.

If framing error occurs, TP8452 continue to clock until DATA is high, then clocks the line

control bit and request a Resend.

When the system sends out a command or a data that requires a response, the system must

wait for TP8452 to response before sending its next output.

(D) PS/2 Mouse Error Handling:

Page 10 of 20

TOPRO CONFIDNETIAL

2003/7/31 Print

Share Link: