DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

VV5801B001 查看數據表(PDF) - Vision

零件编号
产品描述 (功能)
生产厂家
VV5801B001 Datasheet PDF : 23 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
VISION VV6801/5801 PRELIMINARY CUSTOMER DATASHEET Rev 1.1
1.3 Pixel array
The pixel array is colourised in a four pixel, Red, Green, Blue ‘Bayer’ arrangement. This provides high colour
fidelity images with low colour aliasing. The pixel array includes a number of reference lines, and a useable
image area of 1280 x 1024 ‘valid video’ pixels.
Pixel access is by row and column shift registers. Each row of pixels, or line, is read at the same instant, and
stored in a sample-and-hold stage. The columns are then read out alternately, and multiplexed through four
output channels to the AVO output stage. The image can then be unshuffled and reconstructed in external
buffering and processing circuits.
This scheme provides AVO settling to better than 0.1% at a sampling rate of 5 Msps. (Higher sampling rates
are possible, with reduced settling accuracy.
1.4 Video Output
The multiplexed column outputs are buffered to the Analogue Video Output (AVO) pin, as ‘inverted’ video,
y that is Black is higher than White. An AVORef output is also generated, from the internal black reference
level, to provide a pseudo differential output pair.
r A DC component is added to the AVO and AVORef signals at the AC coupled output stages by CLAMPing
these to VCL1 and VCL2, one of which can be set by an internal DAC. This allows the AVO level to be
a matched to the input range of an external ADC.
in 1.5 Serial Interface
The serial interface allows an external controller to set certain parameters and to determine the VV6801’s
current state. This is done through the Control Register, which is loaded from DIN and examined at DOUT.
The VV6801 receives serial data as one 22-bit data word, the 20 msb of which are clocked into a shift register.
Prelim The shift register contents can then be latched into the Control Register.
cd24082b.fm
09/09/98: PRELIMINARY
5
VISION VV6801/5801 PRELIMINARY CUSTOMER DATASHEET Rev 1.1
2. Architectural details
2.1 Sensor array
The VV6801 image sensor comprises an array of 1306 (vertical, ‘lines’) by 1028 (horizontal) active
photodiode cells feeding into a row of column source followers at the top of the pixel array. These columns
are then in turn multiplexed on to four output channels, and finally onto the AVO output. Exposure, that is
pixel integration time, is controlled by a ‘Reset Vertical’ shift register with pixel readout controlled by the ‘Read
Vertical’ and ‘Horizontal’ shift registers.
The first (‘bottom’) 6 lines of the array are black reference lines, followed by 8 colour characterisation lines,
2 ‘dummy’ lines, 1280 valid video lines, 2 further ‘dummy’ lines, then 8 further colour characterisation lines at
the ‘top’ of the array. The outer two columns on the left and right sides of the pixel array are also internal
references, and not read out. Thus the usable image area of the 1306 x 1028 array is 1280 x 1024 pixels.
Normal readout (i.e. full resolution ‘Live Video’ or Still Image capture, Horizontal and Vertical Cine modes not
y enabled) commences with the even pixels in line 0 (Green1), followed by odd pixels in line 0 (Red), then
even pixels in line 1 (Blue), followed by odd pixels in line 1 (Green2).
r Black
Reference
a 8x8 pixels
TOP
Horizontal Shift Register - Column Select
Column Amplifiers & Sample/hold
in Colour Characterisation lines (8)
O/P
Stage
‘Dummy’ Lines (2)
‘Line Scan’ through 1028 pixels
Prelim Valid Pixels: 1280 x 1024
AVO
AVORef
‘Bayer’
Colourisation
B G2
G1 R
First Pixel to be
read out is Green
‘Dummy’ Lines (2)
Colour Characterisation lines (8)
Black reference lines (6)
1 3 5 (Green2)
0 2 4 (Blue)
1 3 5 (Red)
0 2 4 (Green1)
‘Line scan’
Figure 2.1 : Sensor array architecture
2-Even
} 1-Odd
1-Even
Second line
} 0-Odd
0-Even
First line
cd24082b.fm
09/09/98: PRELIMINARY
6

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]