DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ATC18RHA(2005) 查看數據表(PDF) - Atmel Corporation

零件编号
产品描述 (功能)
生产厂家
ATC18RHA
(Rev.:2005)
Atmel
Atmel Corporation Atmel
ATC18RHA Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
DSR Meeting
Phase 2:
Logic Design
LR Meeting
Phase 3:
Physical Design
DR Meeting
During the feasibility phase, several meetings and reviews can be set up if some technical
details have not yet been defined and agreed.
The results of the feasibility study are gathered in a report provided to the customer and
reviewed during the Feasibility Study Review (FSR). The FSR can be either a conference call or
a meeting. From the FSR onwards, a firm quotation can be issued.
As soon as the NRE order is placed, a Design Start Review (DSR) is organized.
The DSR is a kick off meeting of the ASIC development between the customer and Atmel (under
the responsibility of the Marketing) and involving the Technical Center, the Product Engineering,
Sales and any other necessary resources.
This phase consists of building the project database at the logic level, using a selected set of
CAD tools. It consists of creating a first net-list (interconnection of Atmel ASIC cells) describing
the behaviour and the structure of the circuit.
Once the logic design is completed and checked at the logic level, a formal meeting is set up
involving the customer and Atmel, for the official freezing of the data and the start of the physical
design.
After the customer’s design data has been transferred to the Atmel Technical Centre, the layout
is performed.
Then, post layout simulations are run and back annotations given to the customer. Changes can
be made on the layout until the best trade off is found between Atmel and the customer, pro-
vided it has been approved before.
.
Once the design layout is completed, the entire circuit database is reviewed by the customer
and Atmel in order to validate the physical design.
The main criteria to be checked are:
• Simulation results with post-layout back-annotation timings.
• Layout organization with bonding diagrams and package features.
• Test program in compliance with Atmel tester rules.
10 ATC18RHA
4261B–AERO–06/05

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]