CY7C1311BV18-200BZI(2011) 查看數據表（PDF） - Cypress Semiconductor

零件编号

产品描述 (功能)

生产厂家

CY7C1311BV18-200BZI
(Rev.:2011)

18-Mbit QDR™-II SRAM 4-Word Burst Architecture

Cypress Semiconductor 

CY7C1311BV18, CY7C1911BV18

CY7C1313BV18, CY7C1315BV18

Contents

Pin Configuration ............................................................. 5

Pin Definitions .................................................................. 7

Functional Overview ........................................................ 9

Read Operations ......................................................... 9

Write Operations ......................................................... 9

Byte Write Operations ................................................. 9

Single Clock Mode ...................................................... 9

Concurrent Transactions ........................................... 10

Depth Expansion ....................................................... 10

Programmable Impedance ........................................ 10

Echo Clocks .............................................................. 10

DLL ............................................................................ 10

Application Example ...................................................... 11

Truth Table ...................................................................... 11

Write Cycle Descriptions ............................................... 12

Write Cycle Descriptions ............................................... 12

Write Cycle Descriptions ............................................... 13

IEEE 1149.1 Serial Boundary Scan (JTAG) .................. 14

Disabling the JTAG Feature ...................................... 14

Test Access Port—Test Clock ................................... 14

Test Mode Select (TMS) ........................................... 14

Test Data-In (TDI) ..................................................... 14

Test Data-Out (TDO) ................................................. 14

Performing a TAP Reset ........................................... 14

TAP Registers ........................................................... 14

TAP Instruction Set ................................................... 14

TAP Controller State Diagram ....................................... 16

TAP Controller Block Diagram ...................................... 17

TAP Electrical Characteristics ...................................... 17

TAP AC Switching Characteristics ............................... 18

TAP Timing and Test Conditions .................................. 18

Identification Register Definitions ................................ 19

Scan Register Sizes ....................................................... 19

Instruction Codes ........................................................... 19

Boundary Scan Order .................................................... 20

Power Up Sequence in QDR-II SRAM ........................... 21

Power Up Sequence ................................................. 21

DLL Constraints ........................................................ 21

Maximum Ratings ........................................................... 22

Operating Range ............................................................ 22

Electrical Characteristics .............................................. 22

DC Electrical Characteristics ..................................... 22

AC Electrical Characteristics ..................................... 23

Capacitance .................................................................... 24

Thermal Resistance ....................................................... 24

Switching Characteristics ............................................. 25

Switching Waveforms .................................................... 27

Ordering Information ..................................................... 28

Ordering Code Definitions ......................................... 28

Package Diagram ........................................................... 29

Document History Page ................................................. 30

Sales, Solutions, and Legal Information ...................... 32

Worldwide Sales and Design Support ....................... 32

Products .................................................................... 32

PSoC Solutions ......................................................... 32

Document Number: 38-05620 Rev. *F

Page 4 of 32

[+] Feedback

Share Link: