CY7C1311BV18 查看數據表（PDF） - Cypress Semiconductor
零件编号
产品描述 (功能)
生产厂家
CY7C1311BV18 Datasheet PDF : 28 Pages
| |||
CY7C1311BV18
CY7C1911BV18
CY7C1313BV18
CY7C1315BV18
DLL
These chips utilize a Delay Lock Loop (DLL) that is designed
to function between 80 MHz and the specified maximum clock
frequency. During power-up, when the DOFF is tied HIGH, the
DLL gets locked after 1024 cycles of stable clock. The DLL can
also be reset by slowing or stopping the input clock K and K
for a minimum of 30 ns. However, it is not necessary for the
Application Example[11]
DLL to be specifically reset in order to lock the DLL to the
desired frequency. The DLL will automatically lock 1024 clock
cycles after a stable clock is presented. The DLL may be
disabled by applying ground to the DOFF pin. For information
refer to the application note ‘DLL Considerations in
QDRII/DDRII/QDRII+/DDRII+.’
SRAM #1
R = 250ohms
ZQ
SRAM #4
ZQ R = 250ohms
Vt
RW B
CQ/CQ#
D
PPW
SS S
Q
R
A
# # # C C# K K#
RW B
CQ/CQ#
D
PPW
SS S
Q
A
## #
C C# K K#
DATA IN
DATA OUT
Address
RPS#
BUS
WPS#
MASTER
BWS#
(CPU CLKIN/CLKIN#
or
Source K
ASIC) Source K#
Delayed K
Delayed K#
R R = 50ohms Vt = Vddq/2
Vt
Vt
R
Truth Table[12, 13, 14, 15, 16, 17]
Operation
K RPS WPS
DQ
DQ
DQ
DQ
Write Cycle:
L-H
Load address on the
rising edge of K; input
write data on two
consecutive K and K
rising edges.
H[8] L[9] D(A) at K(t + 1) ↑ D(A + 1) at K(t + 1) ↑ D(A + 2) at K(t + 2) ↑ D(A + 3) at K(t + 2) ↑
Read Cycle:
L-H
Load address on the
rising edge of K; wait
one and a half cycle;
read data on two
consecutive C and C
rising edges.
L[9] X Q(A) at C(t + 1) ↑ Q(A + 1) at C(t + 2) ↑ Q(A + 2) at C(t + 2)↑ Q(A + 3) at C(t + 3) ↑
NOP: No Operation L-H
H H D=X
Q = High-Z
D=X
Q = High-Z
D=X
Q = High-Z
D=X
Q = High-Z
Standby: Clock
Stopped
Stopped X X Previous State Previous State
Previous State
Previous State
Notes:
1. The above application shows four QDR-II being used.
2. X = “Don't Care,” H = Logic HIGH, L = Logic LOW, ↑ represents rising edge.
3. Device will power-up deselected and the outputs in a tri-state condition.
4. “A” represents address location latched by the devices when transaction was initiated. A + 1, A + 2, and A +3 represents the address sequence in the burst.
5. “t” represents the cycle at which a Read/write operation is started. t + 1, t + 2, and t + 3 are the first, second and third clock cycles respectively succeeding the
“t” clock cycle.
6. Data inputs are registered at K and K rising edges. Data outputs are delivered on C and C rising edges, except when in single clock mode.
7. It is recommended that K = K and C = C = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line
charging symmetrically.
8. If this signal was LOW to initiate the previous cycle, this signal becomes a “Don’t Care” for this operation.
9. This signal was HIGH on previous K clock rise. Initiating consecutive Read or Write operations on consecutive K clock rises is not permitted. The device will
ignore the second Read or Write request.
Document Number: 38-05620 Rev. *C
Page 9 of 28
[+] Feedback
Share Link: 