GT28F800F3F3B150 查看數據表（PDF） - Intel
零件编号
产品描述 (功能)
生产厂家
GT28F800F3F3B150 Datasheet PDF : 47 Pages
| |||
FAST BOOT BLOCK DATASHEET
E
8.12 AC Characteristics—Read-Only Operations(1) —Automotive Temperature
#
Sym
Parameter
Notes
Min
Max
R1 tCLK
CLK Period
15
R2 tCH (tCL)
CLK High (Low) Time
2.5
R3 tCHCL (tCLCH) CLK Fall (Rise) Time
5
R4 tAVCH
Address Valid Setup to CLK
17
R5 tVLCH
ADV# Low Setup to CLK
17
R6 tELCH
CE# Low Setup to CLK
17
R7 tCHQV
CLK to Output Delay
30
R8 tCHQX
Output Hold from CLK
5
R9 tCHAX
Address Hold from CLK
3
10
R10 tCHTL (tCHTH) CLK to WAIT# delay
5
30
R11 tAVVH
Address Setup to ADV# Going High
19
R12 tELVH
CE# Low to ADV# Going High
19
R13 tAVQV
Address to Output Delay
150
R14 tELQV
CE# Low to Output Delay
2
150
R15 tVLQV
ADV# Low to Output Delay
150
R16 tVLVH
ADV# Pulse Width
19
R17 tVHVL
ADV# Pulse Width
19
R18 tVHAX
Address Hold from ADV# Going High
3
3
R19 tAPA
Page Address Access Time
35
R20 tGLQV
OE# Low to Output Delay
50
R21 tRHQV
RST# High to Output Delay
600
R22 tEHQZ
CE# or OE# High to Output in High Z,
4
40
tGHQZ
Whichever Occurs First
R23 tOH
Output Hold from Address, CE#, or OE#
4
0
Change, Whichever Occurs First
NOTES:
1. See AC Input/Output Reference Waveform for timing measurements and maximum allowable input slew rate.
2. OE# may be delayed up to tELQV-tGLQV after the falling edge of CE# without impact on tELQV.
3. Sampled, not 100% tested.
4. Output loading on WAIT# equals 15 pF.
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
PRODUCT PREVIEW
44
Share Link: 