DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

IDT72413(2003) 查看數據表(PDF) - Integrated Device Technology

零件编号
产品描述 (功能)
生产厂家
IDT72413
(Rev.:2003)
IDT
Integrated Device Technology IDT
IDT72413 Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
CMOS PARALLEL FIFO WITH FLAGS 64 x 5
IDT72413
FEATURES:
• First-ln/First-Out Dual-Port memory—45MHz
• 64 x 5 organization
• Low-power consumption
— Active: 200mW (typical)
• RAM-based internal structure allows for fast fall-through time
• Asynchronous and simultaneous read and write
• Expandable by bit width
• Cascadable by word depth
• Half-Full and Almost-Full/Empty status flags
• High-speed data communications applications
• Bidirectional and rate buffer applications
• High-performance CMOS technology
• Available in plastic DIP and SOIC
• Industrial temperature range (–40°C to +85°C) is available
DESCRIPTION:
The IDT72413 is a 64 x 5, high-speed First-In/First-Out (FIFO) that loads
and empties data on a first-in-first-out basis. It is expandable in bit width. All speed
versions are cascad-able in depth.
The FIFO has a Half-Full Flag, which signals when it has 32 or more words
in memory. The Almost-Full/Empty Flag is active when there are 56 or more
words in memory or when there are 8 or less words in memory.
This device is pin and functionally compatible to the MMI67413. It operates
at a shift rate of 45MHz. This makes it ideal for use in high-speed data buffering
applications. This FIFO can be used as a rate buffer, between two digital systems
of varying data rates, in high-speed tape drivers, hard disk controllers, data
communications controllers anD graphics controllers.
The IDT72413 is fabricated using IDTs high-performance CMOS process.
This process maintains the speed and high output drive capability of TTL circuits
in low-power CMOS.
FUNCTIONAL BLOCK DIAGRAM
DATA IN
(D0-4 )
FIFO
INPUT
STAGE
MASTER
RESET
(MR)
INPUT (IR)
READY
SHIFT
IN (SI)
INPUT
CONTROL
LOGIC
64 x 5
MEMORY
ARRAY
OUPUT ENABLE
(OE)
FIFO
OUTPUT
STAGE
DATA OUT
(Q0-4 )
REGISTER
CONTROL
LOGIC
FLAG
CONTROL
LOGIC
OUTPUT
CONTROL
LOGIC
(SO) SHIFT
OUT
OUPUT
(OR) READY
HALF-FULL (HF)
ALMOST-FULL/
EMPTY (AF/E)
2748 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
FAST is a trademark of National Semiconductor, Inc.
COMMERCIAL TEMPERATURE RANGE
1
2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
JULY 2003
DSC-2748/8

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]