DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

UPD78P368AKL-S 查看數據表(PDF) - NEC => Renesas Technology

零件编号
产品描述 (功能)
生产厂家
UPD78P368AKL-S
NEC
NEC => Renesas Technology NEC
UPD78P368AKL-S Datasheet PDF : 52 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
mPD78P368A
A2 - A16
Fig. 4-2 PROM Write/Verify Timing Chart (Page Program Mode)
Page data latch
Page program
Program verify
Address input
A0, A1
Hi-Z
D0 - D7
+12.5 V
MODE0/ VPP
VDD
+6.5 V
VDD
VDD
CE (input)
Data input
Address input
Hi-Z
Data output
Hi-Z
PGM (input)
OE (input)
4.3 PROCEDURE FOR WRITING ON PROM (BYTE PROGRAM MODE)
The following is a procedure for writing on PROM. (See Fig. 4-3.)
(1) Always set each pin as follows: MODE0/VPP = H and MODE1 = L. Connect unused pins according to PIN
CONFIGURATION (2).
(2) Apply +6.5 V to the VDD pin and +12.5 V to the MODE0/VPP pin, and input a low-level signal to the CE pin.
(3) Input an initial address to the A0 to A16 pins.
(4) Input write data to the D0 to D7 pins.
(5) Input a 0.1 ms program pulse (active low) to the PGM pin.
(6) Verify mode. Checks if data has been written in PROM.
Input an active-low pulse to the OE pin and read the write data from the D0 to D7 pins.
• If data has been written, go to step (8).
• If not, repeat steps (4) to (6). If no data is written yet after the steps have been repeated 10 times, go to
step (7).
(7) Assume the device to be defective and stop write operation.
(8) Increment the address.
(9) Repeat steps (4) to (8) until the address exceeds the last address.
Fig. 4-4 is a timing chart of these steps (2) to (7).
18

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]