VRS1000 查看數據表（PDF） - Unspecified
零件编号
产品描述 (功能)
生产厂家
VRS1000 Datasheet PDF : 47 Pages
| |||
VRS1000
VERSA
Datasheet Rev 1.6
Instruction Set
The following table describes the instruction set of the
VRS1000. The instructions are binary code compatible and
perform the same functions as the industry standard 8051
ones.
TABLE 2: LEGEND FOR INSTRUCTION SET TABLE
Symbol
A
Rn
Direct
@Ri
rel
bit
#data
#data 16
addr 16
addr 11
Function
Accum ulator
Register R0-R7
Internal register address
Internal register pointed to by R0 or R1 (except MOVX)
Two's complement offset byte
Direct bit address
8-bit constant
16-bit constant
16-bit destination address
11-bit destination address
TABLE 3: VRS570/VRS580 INSTRUCTION SET
Mnemonic
Description
Arithmetic instructions
ADD A, Rn
Add register to A
ADD A, direct
Add direct byte to A
ADD A, @Ri
Add data memory to A
ADD A, #data
Add immediate to A
ADDC A, Rn
Add register to A w ith carry
ADDC A, direct
Add direct byte to A w ith carry
ADDC A, @Ri
Add data memory to A w ith carry
ADDC A, #data
Add immediate to A w ith carry
SUBB A, Rn
Subtract register from A w ith borrow
SUBB A, direct
Subtract direct byte from A w ith borrow
SUBB A, @Ri
Subtract data mem from A w ith borrow
SUBB A, #data
Subtract immediate from A w ith borrow
INC A
Increment A
INC Rn
Increment register
INC direct
Increment direct byte
INC @Ri
Increment data memory
DEC A
Decrement A
DEC Rn
Decrement register
DEC direct
Decrement direct byte
DEC @Ri
Decrement data memory
INC DPTR
Increment data pointer
MUL AB
Multiply A by B
DIV AB
Divide A by B
DA A
Decimal adjust A
Logical Instructions
ANL A, Rn
AND register to A
ANL A, direct
AND direct byte to A
ANL A, @Ri
AND data memory to A
ANL A, #data
AND immediate to A
ANL direct, A
AND A to direct byte
ANL direct, #data
AND immediate data to direct byte
ORL A, Rn
OR register to A
ORL A, direct
OR direct byte to A
ORL A, @Ri
OR data memory to A
ORL A, #data
OR immediate to A
ORL direct, A
OR A to direct byte
ORL direct, #data OR immediate data to direct byte
XRL A, Rn
Exclusive-OR register to A
XRL A, direct
Exclusive-OR direct byte to A
XRL A, @Ri
Exclusive-OR data memory to A
XRL A, #data
Exclusive-OR immediate to A
XRL direct, A
Exclusive-OR A to direct byte
XRL direct, #data
Exclusive-OR immediate to direct byte
CLR A
Clear A
CPL A
Compliment A
SWAP A
Sw ap nibbles of A
RL A
Rotate A left
RLC A
Rotate A left through carry
RR A
Rotate A right
RRC A
Rotate A right through carry
Size
(bytes)
1
2
1
2
1
2
1
2
1
2
1
2
1
1
2
1
1
1
2
1
1
1
1
1
1
2
1
2
2
3
1
2
1
2
2
3
1
2
1
2
2
3
1
1
1
1
1
1
1
Instr. Cycles
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2
4
4
1
1
1
1
1
1
2
1
1
1
1
1
2
1
1
1
1
1
2
1
1
1
1
1
1
1
Mnemonic
Description
Size
(bytes)
Boolean Instruction
CLR C
Clear Carry bit
1
CLR bit
Clear bit
2
SETB C
Set Carry bit to 1
1
SETB bit
Set bit to 1
2
CPL C
Complement Carry bit
1
CPL bit
Complement bit
2
ANL C,bit
Logical AND betw een Carry and bit
2
ANL C,#bit
Logical AND betw een Carry and not bit
2
ORL C,bit
Logical ORL betw een Carry and bit
2
ORL C,#bit
Logical ORL betw een Carry and not bit
2
MOV C,bit
Copy bit value into Carry
2
MOV bit,C
Copy Carry value into Bit
2
Data Transfer Instructions
MOV A, Rn
Move register to A
1
MOV A, direct
Move direct byte to A
2
MOV A, @Ri
Move data memory to A
1
MOV A, #data
Move immediate to A
2
MOV Rn, A
Move A to register
1
MOV Rn, direct
Move direct byte to register
2
MOV Rn, #data
Move immediate to register
2
MOV direct, A
Move A to direct byte
2
MOV direct, Rn
Move register to direct byte
2
MOV direct, direct Move direct byte to direct byte
3
MOV direct, @Ri
Move data memory to direct byte
2
MOV direct, #data Move immediate to direct byte
3
MOV @Ri, A
Move A to data memory
1
MOV @Ri, direct
Move direct byte to data memory
2
MOV @Ri, #data
Move immediate to data memory
2
MOV DPTR, #data Move immediate to data pointer
3
MOVC A, @A+DPTR
Move code byte relative DPTR to A
1
MOVC A, @A+PC
Move code byte relative PC to A
1
MOVX A, @Ri
Move external data (A8) to A
1
MOVX A, @DPTR
Move external data (A16) to A
1
MOVX @Ri, A
Move A to external data (A8)
1
MOVX @DPTR, A
Move A to external data (A16)
1
PUSH direct
Push direct byte onto stack
2
POP direct
Pop direct byte f rom stack
2
XCH A, Rn
Exchange A and register
1
XCH A, direct
Exchange A and direct byte
2
XCH A, @Ri
Exchange A and data memory
1
XCHD A, @Ri
Exchange A and data memory nibble
1
Branching Instructions
ACALL addr 11
Absolute call to subroutine
2
LCALL addr 16
Long call to subroutine
3
RET
Return f rom subroutine
1
RETI
Return f rom interrupt
1
AJMP addr 11
Absolute jump unconditional
2
LJMP addr 16
Long jump unconditional
3
SJMP rel
Short jump (relative address)
2
JC rel
Jump on carry = 1
2
JNC rel
Jump on carry = 0
2
JB bit, rel
Jump on direct bit = 1
3
JNB bit, rel
Jump on direct bit = 0
3
JBC bit, rel
Jump on direct bit = 1 and clear
3
JMP @A+DPTR
Jump indirect relative DPTR
1
JZ rel
Jump on accumulator = 0
2
JNZ rel
Jump on accumulator 1= 0
2
CJNE A, direct, rel
Compare A, direct JNE relative
3
CJNE A, #d, rel
Compare A, immediate JNE relative
3
CJNE Rn, #d, rel
Compare reg, immediate JNE relative
3
CJNE @Ri, #d, rel Compare ind, immediate JNE relative
3
DJNZ Rn, rel
Decrement register, JNZ relative
2
DJNZ direct, rel
Decrement direct byte, JNZ relative
3
Miscellaneous Instruction
NOP
No operation
1
Rn: Any of the register R0 to R7
@Ri: Indirect addressing using Register R0 or R1
#data: immediate Data provided with Instruction
#data16: Immediate data included with instruction
bit:
address at the bit level
rel: relative address to Program counter from +127 to –128
Addr11: 11-bit address range
Addr16: 16-bit address range
#d: Immediate Data supplied with instruction
Instr. Cycles
1
1
1
1
1
1
2
2
2
2
1
2
1
1
1
1
1
2
1
1
2
2
2
2
1
2
1
2
2
2
2
2
2
2
2
2
1
1
1
1
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
4
Share Link: 