VSC6250 查看數據表（PDF） - Vitesse Semiconductor
零件编号
产品描述 (功能)
生产厂家
VSC6250 Datasheet PDF : 18 Pages
| |||
Data Sheet
VSC6250
VITESSE
SEMICONDUCTOR CORPORATION
1Gb/s 16-Channel
Drive-Side Deskew IC
The 32 delays (rising and falling edges for 16 channels) in the VSC6250 are programmed using a parallel
interface. Verniers are selected by a 5-bit address word and controlled by two function enable bits. Each vernier
requires 11 bits to set the delay value.
Power dissipation of the VSC6250 is less than 5W from a single -2V supply.
Table 1: Operational Mode Truth Table
Mode #
1
2
Mode Name
Cal Mode
User Mode
CALENN
0
1
Mode Description
Sets timing delays with each vernier selected with ADR [3:0] Serial Data
Input.
Generates timing delays as set by data in Cal Mode.
ADR[4:0]
Figure 4: CAL Mode Timing Diagram
CALENN
D[10:0]
MSB
Don’t Care
10 9
LSB
Load Calibration Register Latch Data into Data Latch
Data Latch Transparent
Measure Delay
1 CAL Cycle
G52197-0, Rev. 4.0
© VITESSE SEMICONDUCTOR CORPORATION
8/19/00
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896
Page 5
Share Link: 