UPD16430AGF-3B9 查看數據表（PDF） - NEC => Renesas Technology
零件编号
产品描述 (功能)
生产厂家
UPD16430AGF-3B9 Datasheet PDF : 24 Pages
| |||
µPD16430A
No. Symbol
71 OSCIN
72 OSCOUT
34 VSS
73
74 SYNC
75 STB
76 DATA
77 CLK
I/O
Output Type
Description
I/O
CMOS
These pins serve to connect the resistors of the system clock RC oscillator.
OSCIN
70
OSCOUT
71
100 kΩ
When several devices are used, connect as follows:
OSCIN
70
OSCOUT
71
OSCIN
70
OSCOUT
71
100 kΩ
—
—
GND pin for device.
I/O
Input
Input
Input
Nch
Open drain
—
—
—
Synchronous signal I/O pin.
This pin is used to synchronize two or more µPD16430A’s. At this time,
each chip must be wire-ORed and a pull-up resistor (5 k to 10 kΩ) is
required.
This pin must be pulled up even when only one µPD16430A is used.
Strobe signal input pin for device’s select signal and serial communica-
tions.
This pin serves to latch display RAM data outputs, set the command data
receive mode and initialize serial communications.
Serial communication is enabled when this signal is a logic low.
When this pin is a logic high, shift clocks that are input are ignored.
(1) Display RAM data output buffer latch function
The internal display RAM data output is latched to the output latch circuit
at the rising edge of the STB signal when the BUSY pin outputs a logic
high.
However, latch timing depends on the LATCH MD and LATCH flags.
The latch time is 504.5/fOSC.
When the BUSY signal is a logic low, latching can cause incorrect display.
(2) Command data receive mode setting
The command data receive mode is set by the rising edge of the STB
signal when the BUSY pin outputs a logic high.
Once the command data receive mode is set, the initial byte (8 bits) is
processed as a command.
The command data processing time is approximately 300 ns.
The BUSY signal does not change during this time.
(3) Serial communication is initialized by the rising edge or the falling edge
of the STB signal when the BUSY pin outputs a logic low.
Once serial communication is initialized, the command data receive mode
is started.
During command data decoding or display data RAM interrupt, the STB
signal interrupts processing and initializes serial communications. At this
time, all displays are turned off (LCDON flag is reset).
This pin inputs serial data for serial communication at the rising edge of
the shift clock.
This pin inputs a shift clock for serial communication. The signal is output
at the rising edge of the shift clock signal.
4
Share Link: 