100355 查看數據表（PDF） - Fairchild Semiconductor
零件编号
产品描述 (功能)
生产厂家
100355 Datasheet PDF : 10 Pages
| |||
Commercial Version (Continued)
PLCC AC Electrical Characteristics
VEE = −4.2V to −5.7V, VCC = VCCA = GND
Symbol
Parameter
tPLH
Propagation Delay
tPHL
Dna–Dnd to Output
(Transparent Mode)
tPLH
Propagation Delay
tPHL
S0, S1 to Output
(Transparent Mode)
tPLH
Propagation Delay
tPHL
E1, E2 to Output
tPLH
Propagation Delay
tPHL
MR to Output
tTLH
Transition Time
tTHL
20% to 80%, 80% to 20%
tS
Setup Time
Dna–Dnd
S0, S1
MR (Release Time)
tH
Hold Time
Dna–Dnd
S0, S1
TC = 0°C
Min
Max
0.60
1.70
1.00
2.40
0.80
1.80
0.80
2.10
0.60
1.30
0.80
1.60
1.40
0.30
−0.10
TC = +25°C
Min
Max
0.60
1.70
1.00
2.40
0.80
1.80
0.80
2.10
0.60
1.30
0.80
1.60
1.40
0.30
−0.10
TC = +85°C
Min
Max
0.70
1.80
1.20
2.50
0.80
1.90
0.80
2.10
0.60
1.30
0.80
1.60
1.40
0.30
−0.10
Units
Conditions
ns
Figures 1, 2
ns
ns
ns Figures 1, 3
ns Figures 1, 2
ns Figure 4
Figure 3
ns Figure 4
tPW (L)
tPW (H)
tOSHL
tOSLH
tOST
tPS
Pulse Width LOW E1, E2
Pulse Width HIGH MR
Maximum Skew Common Edge
Output-to-Output Variation
Data to Output Path
Maximum Skew Common Edge
Output-to-Output Variation
Data to Output Path
Maximum Skew Opposite Edge
Output-to-Output Variation
Data to Output Path
Maximum Skew
Pin (Signal) Transition Variation
Data to Output Path
2.00
2.00
2.00
2.00
2.00
2.00
330
330
330
370
370
370
370
370
370
270
270
270
ns Figure 2
ns Figure 3
PLCC only
ps (Note 5)
PLCC only
ps (Note 5)
PLCC only
ps (Note 5)
PLCC only
ps (Note 5)
Note 5: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same pack-
aged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (tOSHL), or LOW-to-HIGH (tOSLH), or in opposite
directions both HL and LH (tOST). Parameters tOST and tPS guaranteed by design.
5
www.fairchildsemi.com
Share Link: 