73K222AL-IHR/F 查看數據表（PDF） - Teridian Semiconductor Corporation
零件编号
产品描述 (功能)
生产厂家
73K222AL-IHR/F Datasheet PDF : 27 Pages
| |||
73K222AL
V.22, V.21, Bell 212A, 103
Single-Chip Modem
DATA SHEET
CONTROL REGISTER 0
D7
CR0
000
MODUL.
OPTION
BIT NO.
D0
D1
D6
D5
D4
D3
D2
D1
D0
0
TRANSMIT TRANSMIT TRANSMIT TRANSMIT TRANSMIT
ANSWER/
MODE 3
MODE 2
MODE 1
MODE 0
ENABLE
ORIGINATE
NAME
CONDITION DESCRIPTION
Answer/
Originate
Transmit
Enable
0
Selects answer mode (transmit in high band, receive
in low band).
1
Selects originate mode (transmit in low band, receive in
high band).
0
Disables transmit output at TXA.
1
Enables transmit output at TXA.
Note: TX Enable must be set to 1 to allow Answer Tone
and DTMF Transmission.
D5, D4,D3, D2
Transmit
Mode
D5 D4 D3 D2
0 00 0
0 00 1
Selects power down mode. All functions disabled except
digital interface.
Internal synchronous mode. In this mode TXCLK is an
internally derived 1200 Hz signal. Serial input data
appearing at TXD must be valid on the rising edge of
TXCLK. Receive data is clocked out of RXD on the
falling edge of RXCLK.
0 0 1 0 External synchronous mode. Operation is identical to
internal synchronous, but TXCLK is connected internally
to EXCLK pin, and a 1200 Hz ± 0.01% clock must be
supplied externally.
0 0 1 1 Slave synchronous mode. Same operation as other
synchronous modes. TXCLK is connected internally to
the RXCLK pin in this mode.
0 1 0 0 Selects PSK asynchronous mode - 8 bits/character
(1 start bit, 6 data bits, 1 stop bit).
0 1 0 1 Selects PSK asynchronous mode - 9 bits/character
(1 start bit, 7 data bits, 1 stop bit).
0 1 1 0 Selects PSK asynchronous mode - 10 bits/character
(1 start bit, 8 data bits, 1 stop bit).
0 1 1 1 Selects PSK asynchronous mode - 11 bits/character
(1 start bit, 8 data bits, Parity and 1 or 2 stop bits).
1 1 0 0 Selects FSK operation.
D6
0
Not used; must be written as a “0.”
Page: 9 of 27
© 2007 TERIDIAN Semiconductor Corporation
Rev 6.1
Share Link: 