HFA1103 查看數據表（PDF） - Intersil
零件编号
产品描述 (功能)
生产厂家
HFA1103 Datasheet PDF : 7 Pages
| |||
HFA1103
Electrical Specifications VSUPPLY = ±5V, AV = +2, RF = 750Ω, RL = 50Ω, Unless Otherwise Specified (Continued)
PARAMETER
TEST CONDITIONS
TEMP
(oC)
MIN
TYP
MAX
UNITS
Overshoot
Slew Rate
0.1% Settling
Overdrive Recovery Time
VOUT = 2.0V Step
25
AV = +2, VOUT = 0 to 2V, +2V to 0V
25
VOUT = 2V to 0V
25
2X Overdrive
25
-
10
-
%
-
600
-
V/µs
-
9
-
ns
-
12
-
ns
POWER SUPPLY CHARACTERISTICS
Supply Voltage Range
Full
±4.5
-
±5.5
V
Supply Current (No Load)
25
-
11
16
mA
Full
-
-
23
mA
NOTES:
2. The residual sync is specified at the output of a doubly terminated circuit (see page 1 of this data sheet).
3. Since the HFA1103 has an open emitter NPN output stage, this measurement is only valid for positive values.
4. The -IBIAS current can be used to adjust the offset voltage to zero, but -IBIAS does not flow bidirectionally because the HFA1103 output stage
is an open emitter NPN transistor.
5. VOS includes the error contribution of IBSN at RF = 750Ω.
6. This is the minimum change in inverting input bias current when a BAL pin is connected to V- through a 50Ω resistor.
Test Circuit
VIN
RIN
50Ω
RG
750Ω
DUT
+
-
RF
750Ω
VOUT
RL
50Ω
FIGURE 1. TEST CIRCUIT
Application Information
Offset Adjustment
The HFA1103 allows for adjustment of the inverting input bias
current to null the output offset voltage. -IBIAS flows through
RF, so any change in bias current forces a corresponding
change in output voltage. The amount of adjustment is a
function of RF. With RF = 750Ω, the typical adjust range is
150mV. For offset adjustment connect a 10kΩ potentiometer
between pins 1 and 5 with the wiper connected to V-.
PC Board Layout
The frequency performance of these amplifiers depends a
great deal on the amount of care taken in designing the PC
board. The use of low inductance components such as
chip resistors and chip capacitors is strongly
recommended, while a solid ground plane is a must!
Attention should be given to decoupling the power supplies.
A large value (10µF) tantalum in parallel with a small value
chip (0.1µF) capacitor works well in most cases.
Terminated microstrip signal lines are recommended at the
input and output of the device. Output capacitance, such as
that resulting from an improperly terminated transmission
line will degrade the frequency response of the amplifier and
may cause oscillations. In most cases, the oscillation can be
avoided by placing a resistor in series with the output.
Care must also be taken to minimize the capacitance to
ground seen by the amplifier’s inverting input. The larger this
capacitance, the worse the gain peaking, resulting in pulse
overshoot and possible instability. To this end, it is
recommended that the ground plane be removed under
traces connected to pin 2, and connections to pin 2 should
be kept as short as possible.
An example of a good high frequency layout is the
Evaluation Board shown in Figure 3.
Evaluation Board
The HFA1100 series evaluation board may be used for the
HFA1103 with minor modifications. The evaluation board
may be ordered using part number HFA11XXEVAL. Please
note that an HFA1103 sample is not included with the
evaluation board and must be ordered separately.
The layout and schematic of the board are shown below:
500Ω
500Ω
VH
IN
10µF
1
50Ω
2
3
8
0.1µF
10µF
7
50Ω
6
+5V
OUT
4
0.1µF
-5V
5
GND
VL
GND
FIGURE 2. EVALUATION BOARD SCHEMATIC
3
Share Link: 