AD5313RBCPZ-RL7 查看數據表（PDF） - Analog Devices
零件编号
产品描述 (功能)
生产厂家
AD5313RBCPZ-RL7 Datasheet PDF : 28 Pages
| |||
AD5313R
Data Sheet
DAISY-CHAIN AND READBACK TIMING CHARACTERISTICS
All input signals are specified with tR = tF = 1 ns/V (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2. See Figure 4
and Figure 5. VDD = 2.7 V to 5.5 V, 1.8 V ≤ VLOGIC ≤ 5.5 V, VREF = 2.5 V. All specifications TMIN to TMAX, unless otherwise noted. VDD =
2.7 V to 5.5 V.
Table 5.
Parameter1
t1
t2
t3
t4
t5
t6
t7
t8
t9
t10
t11
t12
1.8 V ≤ VLOGIC < 2.7 V
Min
Max
66
33
33
33
5
5
15
60
60
36
15
15
2.7 V ≤ VLOGIC ≤ 5.5 V
Min
Max
40
20
20
20
5
5
10
30
30
25
10
10
Unit Description
ns SCLK cycle time
ns SCLK high time
ns SCLK low time
ns SYNC to SCLK falling edge
ns Data setup time
ns Data hold time
ns SCLK falling edge to SYNC rising edge
ns Minimum SYNC high time
ns Minimum SYNC high time
ns SDO data valid from SCLK rising edge
ns SCLK falling edge to SYNC rising edge
ns SYNC rising edge to SCLK rising edge
1 Maximum SCLK frequency is 25 MHz or 15 MHz at VDD = 2.7 V to 5.5 V, 1.8 V ≤ VLOGIC ≤ VDD. Guaranteed by design and characterization; not production tested.
Circuit and Timing Diagrams
200µA IOL
TO OUTPUT
PIN CL
20pF
VOH (MIN)
200µA IOH
Figure 3. Load Circuit for Digital Output (SDO) Timing Specifications
SCLK
SYNC
SDIN
SDO
t8
t4
t5
DB23
24
t6
DB0 DB23
INPUT WORD FOR DAC N
INPUT WORD FOR DAC N + 1
t10
DB23
UNDEFINED
INPUT WORD FOR DAC N
Figure 4. Daisy-Chain Timing Diagram
48
t11
t12
DB0
DB0
Rev. 0 | Page 6 of 28
Share Link: 