DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD5447 查看數據表(PDF) - Analog Devices

零件编号
产品描述 (功能)
生产厂家
AD5447 Datasheet PDF : 33 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Data Sheet
AD5428/AD5440/AD5447
SPECIFICATIONS1
VDD = 2.5 V to 5.5 V, VREF = 10 V, IOUT2 = 0 V. Temperature range for Y version: −40°C to +125°C. All specifications TMIN to TMAX, unless
otherwise noted. DC performance is measured with OP177, and ac performance is measured with AD8038, unless otherwise noted.
Table 1.
Parameter
Min
Typ
STATIC PERFORMANCE
AD5428
Resolution
Relative Accuracy
Differential Nonlinearity
AD5440
Resolution
Relative Accuracy
Differential Nonlinearity
AD5447
Resolution
Relative Accuracy
Differential Nonlinearity
Gain Error
Gain Error Temperature Coefficient
±5
Output Leakage Current
REFERENCE INPUT
Reference Input Range
VREFA, VREFB Input Resistance
VREFA-to-VREFB Input
Resistance Mismatch
Input Capacitance
Code 0
Code 4095
DIGITAL INPUTS/OUTPUT
Input High Voltage, VIH
Input Low Voltage, VIL
±10
8
10
1.6
3.5
3.5
1.7
1.7
Output High Voltage, VOH
Output Low Voltage, VOL
VDD − 1
VDD − 0.5
Input Leakage Current, IIL
Input Capacitance
4
DYNAMIC PERFORMANCE
Reference-Multiplying BW
10
Output Voltage Settling Time
Measured to ±1 mV of FS
80
Measured to ±4 mV of FS
35
Measured to ±16 mV of FS
30
Digital Delay
20
10% to 90% Settling Time
15
Digital-to-Analog Glitch Impulse
3
Max Unit
Conditions
8
Bits
±0.25 LSB
±1
LSB
Guaranteed monotonic
10
Bits
±0.5 LSB
±1
LSB
Guaranteed monotonic
12
±1
–1/+2
±25
±5
±15
Bits
LSB
LSB
mV
ppm FSR/°C
nA
nA
Guaranteed monotonic
Data = 0x0000, TA = 25°C
Data = 0x0000
V
13
2.5
%
Input resistance TC = –50 ppm/°C
Typ = 25°C, max = 125°C
pF
pF
V
V
0.8
V
0.7
V
V
V
0.4
V
0.4
V
1
μA
10
pF
MHz
120 ns
70
ns
60
ns
40
ns
30
ns
nV-sec
VDD = 3.6 V to 5.5 V
VDD = 2.5 V to 3.6 V
VDD = 2.7 V to 5.5 V
VDD = 2.5 V to 2.7 V
VDD = 4.5 V to 5.5 V, ISOURCE = 200 μA
VDD = 2.5 V to 3.6 V, ISOURCE = 200 μA
VDD = 4.5 V to 5.5 V, ISINK = 200 μA
VDD = 2.5 V to 3.6 V, ISINK = 200 μA
VREF = ±3.5 V p-p, DAC loaded all 1s
RLOAD = 100 Ω, CLOAD = 15 pF, VREF = 10 V
DAC latch alternately loaded with 0s and 1s
Interface delay time
Rise and fall times, VREF = 10 V, RLOAD = 100 Ω
1 LSB change around major carry, VREF = 0 V
Rev. C | Page 3 of 32

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]