DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD7625(RevPrB) 查看數據表(PDF) - Analog Devices

零件编号
产品描述 (功能)
生产厂家
AD7625
(Rev.:RevPrB)
ADI
Analog Devices ADI
AD7625 Datasheet PDF : 11 Pages
1 2 3 4 5 6 7 8 9 10
AD7625
Preliminary Technical Data
Parameter
LVDS I/O, (ANSI-644)
Data Format
Conditions
Min
Typ
Max
Unit
Serial LVDS Two’s complement
VOD
VOCM
VID
VICM
POWER SUPPLIES
Specified Performance
VDD1
VDD2
VIO
Operating Currents
VDD1
VDD2
VIO
VIO
Power Dissipation1
With Internal Reference
Without Internal Reference
Energy per conversion
TEMPERATURE RANGE
Specified Performance
Differential Output Voltage,
RL=100 Ω
Common mode Output Voltage,
RL=100Ω
Differential Input Voltage
Common mode Input Voltage
247
1125
100
800
350
1250
454
mV
1375
mV
650
mV
1575
mV
Self-clocked mode
Echoed-clock mode
6 MSPS throughput
6 MSPS throughput
6 MSPS throughput
TMIN to TMAX
4.75V
2.37
2.3
−40
5
5.25V
2.5
2.63
2.5
2.7
10
25
14
18
140
120
10
+85
V
V
V
mA
mA
mA
mA
mW
mW
nJ/sample
°C
1 Power dissipation is for the AD7626 only. In self-clocked interface, 9mW is dissipated in the 100 ohm terminator. In echoed-clock interface, 18mW is dissipated in (2)
100 ohm terminators.
TIMING SPECIFICATIONS
VDD1 = 5 V; VDD2 = 2.5 V; VIO = 2.3V to 2.7 V; VREF = 4.096 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Time between conversion
Acquisition time
CNV high time
CNV to D (MSB) delay
CNV to last CLK (LSB) delay
CLK period
CLK frequency
CLK to DCO delay (echoed-clock mode)
DCO to D delay (echoed-clock mode)
CLK to D delay
Symbol
tCYC
tACQ
tCNVH
tMSB
tCLKL
tCLK
fCLK
tDCO
tD
tCLKD
Min
Typ
Max
Unit
100
ns
40
10000 ns
10
40
ns
166
ns
120
ns
TBD
4
ns
250
400
MHz
0
4
7
ns
-1
0
1
ns
0
4
7
ns
Rev. PrB | Page 4 of 11

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]