AD7992BRMZ-1 查看數據表（PDF） - Analog Devices
零件编号
产品描述 (功能)
生产厂家
AD7992BRMZ-1 Datasheet PDF : 28 Pages
| |||
AD7992
Parameter
LOGIC INPUTS (CONVST)
Input High Voltage, VINH
Input Low Voltage, VINL
Input Leakage Current, IIN
Input Capacitance, CIN3
LOGIC OUTPUTS (OPEN DRAIN)
Output Low Voltage, VOL
Floating-State Leakage Current
Floating-State Output Capacitance3
Output Coding
CONVERSION RATE
Conversion Time
Throughput Rate
Mode 1 (Reading after the Conversion)
Mode 2
POWER REQUIREMENTS
VDD
IDD
Power-Down Mode, Interface Inactive
Power-Down Mode, Interface Active
Operating, Interface Inactive
Operating, Interface Active
Mode 3 (I2C Inactive, TCONVERT × 32)
POWER DISSIPATION
Fully Operational
Operating, Interface Active
Power Down, Interface Inactive
B Version Unit
2.4
V min
2.0
V min
0.8
V max
0.4
V max
±1
µA max
10
pF max
0.4
V max
0.6
V max
±1
µA max
10
pF max
Straight (Natural) Binary
2
µs typ
5
kSPS typ
21
kSPS typ
121
kSPS typ
5.5
kSPS typ
22
kSPS typ
147
kSPS typ
2.7/5.5
V min/max
1/2
0.07/0.3
0.3/0.6
0.06/0.1
0.3/0.6
0.15/0.4
0.6/1.1
0.7/1.4
0.7/1.5
µA max
mA max
mA max
mA max
mA max
mA max
mA max
mA typ
mA max
Test Conditions/Comments
VDD = 5 V
VDD = 3 V
VDD = 5 V
VDD = 3 V
VIN = 0 V or VDD
ISINK = 3 mA
ISINK = 6 mA
See the Serial Interface section
fSCL = 100 kHz
fSCL = 400 kHz
fSCL = 3.4 MHz
fSCL = 100 kHz
fSCL = 400 kHz
fSCL = 3.4 MHz , 188 kSPS typ @ 5 V
Digital inputs = 0 V or VDD
VDD = 3.3 V/5.5 V
VDD = 3.3 V/5.5 V, 400 kHz fSCL
VDD = 3.3 V/5.5 V, 3.4 MHz fSCL
VDD = 3.3 V/5.5 V, 400 kHz fSCL
VDD = 3.3 V/5.5 V, 3.4 MHz fSCL
VDD = 3.3 V/5.5 V, 400 kHz fSCL
VDD = 3.3 V/5.5 V, 3.4 MHz fSCL Mode1
VDD = 3.3 V/5.5 V, 3.4 MHz fSCL Mode 2
VDD = 3.3 V/5.5 V
0.495/2.2
1.98/6.05
2.31/7.7
3.3/11
mW max
mW max
mW typ
µW max
VDD = 3.3 V/5.5 V, 400 kHz fSCL
VDD = 3.3 V/5.5 V, 3.4 MHz fSCL Mode 1
VDD = 3.3 V/5.5 V, 3.4 MHz fSCL Mode 2
VDD = 3.3 V/5.5 V
1 Maximum/minimum ac dynamic performance, INL and DNL specifications are typical specifications when operating in Mode 2 with I2C high speed mode SCL
frequencies. Specifications outlined for Mode 2 apply to Mode 3 also. Sample delay and bit trial delay enabled.
2 See the Terminology section.
3 Guaranteed by initial characterization.
Rev. 0 | Page 4 of 28
Share Link: 