AD9627ABCPZ-150 查看數據表（PDF） - Analog Devices

零件编号

产品描述 (功能)

生产厂家

AD9627ABCPZ-150

12-Bit, 80 MSPS/105 MSPS/125 MSPS/150 MSPS, 1.8 V Dual Analog-to-Digital Converter

Analog Devices 

AD9627

DIGITAL SPECIFICATIONS

AVDD = 1.8 V, DVDD = 1.8 V, DRVDD = 3.3 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.0 V internal reference, and DCS

enabled, unless otherwise noted.

Table 5.

Parameter

DIFFERENTIAL CLOCK INPUTS (CLK+, CLK−)

Logic Compliance

Internal Common-Mode Bias

Differential Input Voltage

Input Voltage Range

Input Common-Mode Range

High Level Input Voltage

Low Level Input Voltage

High Level Input Current

Low Level Input Current

Input Capacitance

Input Resistance

SYNC INPUT

Logic Compliance

Internal Bias

Input Voltage Range

High Level Input Voltage

Low Level Input Voltage

High Level Input Current

Low Level Input Current

Input Capacitance

Input Resistance

LOGIC INPUT (CSB)1

High Level Input Voltage

Low Level Input Voltage

High Level Input Current

Low Level Input Current

Input Resistance

Input Capacitance

LOGIC INPUT (SCLK/DFS)2

High Level Input Voltage

Low Level Input Voltage

High Level Input Current (VIN = 3.3 V)

Low Level Input Current

Input Resistance

Input Capacitance

LOGIC INPUTS/OUTPUTS (SDIO/DCS, SMI SDFS)1

High Level Input Voltage

Low Level Input Voltage

High Level Input Current

Low Level Input Current

Input Resistance

Input Capacitance

LOGIC INPUTS/OUTPUTS (SMI SDO/OEB, SMI SCLK/PDWN)2

High Level Input Voltage

Low Level Input Voltage

High Level Input Current (VIN = 3.3 V)

Low Level Input Current

Temperature

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Min

Typ Max

Unit

CMOS/LVDS/LVPECL

1.2

0.2

6

GND − 0.3

AVDD + 1.6

1.1

AVDD

1.2

3.6

0

0.8

−10

+10

−10

+10

4

8

10

12

V

V p-p

V

V

V

V

μA

μA

pF

kΩ

GND − 0.3

1.2

0

−10

−10

8

CMOS

1.2

V

AVDD + 1.6 V

3.6

V

0.8

V

+10

μA

+10

μA

4

pF

10

12

kΩ

1.22

3.6

V

0

0.6

V

−10

+10

μA

40

132

μA

26

kΩ

2

pF

1.22

3.6

V

0

0.6

V

−92

−135

μA

−10

+10

μA

26

kΩ

2

pF

1.22

3.6

V

0

0.6

V

−10

+10

μA

38

128

μA

26

kΩ

5

pF

1.22

3.6

V

0

0.6

V

−90

−134

μA

−10

+10

μA

Rev. B | Page 9 of 76

Share Link: