AD9717(RevB) 查看數據表（PDF） - Analog Devices
零件编号
产品描述 (功能)
生产厂家
AD9717
(Rev.:RevB)
(Rev.:RevB)
Analog Devices
AD9717 Datasheet PDF : 80 Pages
| |||
Data Sheet
AD9714/AD9715/AD9716/AD9717
DIGITAL SPECIFICATIONS
TMIN to TMAX, AVDD = 3.3 V, DVDD = 1.8 V, DVDDIO = 3.3 V, CVDD = 3.3 V, IxOUTFS = 2 mA, maximum sample rate, unless
otherwise noted.
Table 2.
Parameter
DAC CLOCK INPUT (CLKIN)
VIH
VIL
Maximum Clock Rate
SERIAL PERIPHERAL INTERFACE
Maximum Clock Rate (SCLK)
Minimum Pulse Width High
Minimum Pulse Width Low
INPUT DATA
1.8 V Q Channel or DCLKIO Falling Edge
Setup
Hold
1.8 V I Channel or DCLKIO Rising Edge
Setup
Hold
3.3 V Q Channel or DCLKIO Falling Edge
Setup
Hold
3.3 V I Channel or DCLKIO Rising Edge
Setup
Hold
VIH
VIL
Min
Typ
Max
Unit
2.1
3
0
V
0.9
V
125
MSPS
25
MHz
20
ns
20
ns
0.25
ns
1.2
ns
0.13
ns
1.1
ns
−0.2
ns
1.5
ns
−0.2
ns
1.6
ns
2.1
3
V
0
0.9
V
Rev. B | Page 7 of 80
Share Link: