AD9848 查看數據表（PDF） - Analog Devices
零件编号
产品描述 (功能)
生产厂家
AD9848 Datasheet PDF : 36 Pages
| |||
AD9848/AD9849
Notes about Accessing a Double-Wide Register
There are many double-wide registers in the AD9848/AD9849, for example: oprmode, clpdmtog1_0, clpdmscp3, etc. These regis-
ters are configured into two consecutive 6-bit registers with the least significant six bits located in the lower of the two addresses and
the remaining most significant bits located in the higher of the two addresses. For example, the 6 LSBs of the clpdmscp3 regis-
ter, clpdmscp3[5:0], are located at address 0x81. The most significant six bits of the clpdmscp3 register, clpdmscp3[11:6], are
located at address 0x82. The following rules must be followed when accessing double-wide registers:
1. When accessing a double-wide register, BOTH addresses must be written to.
2. The lower of the two consecutive addresses for the double-wide register must be written to first. In the example of the clpdmscp3
register, the contents of address 0x81 must be written first followed by the contents of address 0x82. The register will be updated
after the completion of the write to register 0x82, either at the next SL rising edge or next VD/HD falling edge.
3. A single write to the lower of the two consecutive addresses of a double-wide register that is not followed by a write to the higher
address of the registers, is not permitted. This will not update the register.
4. A single write to the higher of the two consecutive addresses of a double-wide register that is not preceded by a write to the lower
of the two address, is not permitted. Although the write to the higher address will update the full double-wide register, the lower
six bits of the register will be written with an indeterminate value if the lower address was not written first.
Address
Bit
Content
AFE Registers
00
[5:0]
01
[1:0]
02
[5:0]
03
[3:0]
04
[5:0]
05
[1:0]
06
[5:0]
07
[5:0]
08
[5:0]
09
[5:0]
0A
[5:0]
Width
6
2
6
4
6
2
6
6
6
6
6
Default
Value Register Name
# Bits
00
oprmode[5:0]
00
oprmode[7:6]
16
ccdgain[5:0]
02
ccdgain[9:6]
00
refblack[5:0]
02
refblack[7:6]
00
ctlmode
00
pxga gain0
00
pxga gain1
00
pxga gain2
00
pxga gain3
Register Description
56
AFE Operation Mode (See AFE Register Breakdown)
VGA Gain
Black Clamp Level
Control Mode (See AFE Register Breakdown)
PxGA Color 0 Gain
PxGA Color 1 Gain
PxGA Color 2 Gain
PxGA Color 3 Gain
Miscellaneous/Extra
16
[0]
1
17
[5:0]
6
18
[5:0]
6
19
[0]
1
1A
[0]
1
1B
[5:0]
6
1C
[0]
1
1D
[0]
1
1E
[0]
1
1F
[0]
1
20
26
[0]
1
# Bits
26
00
out_cont
Output Control (0 = Make All Outputs DC Inactive)
00
update[5:0]
Serial Data Update Control (Sets the line within the field
00
update[11:6]
for serial data update to occur.)
00
preventupdate
Prevent the Update of the “VD/HD Updated” Registers
00
readback
Serial Interface Readback Enable
00
doutphase
DOUT Phase Control
00
disablerestore
Disable CCDIN DC Restore Circuit During PBLK
(1 = Disable)
00
vdhdpol
VD/HD Active Polarity (0 = Low Active, 1 = High Active)
01
fieldval
Internal Field Pulse Value (0 = Next Field Odd,
1 = Next Field Even)
00
hblkretime
Re-Sync hblk to h1 Clock
internal test mode Addresses 20 to 25 Reserved for Internal Test Modes
00
tgcore_rstb
TG Core Reset_Bar (0 = Hold TG Core in Reset,
1 = Resume Normal Operation)
REV. 0
–13–
Share Link: 