ADA4817-1ACPZ-R7 查看數據表（PDF） - Analog Devices
零件编号
产品描述 (功能)
生产厂家
ADA4817-1ACPZ-R7 Datasheet PDF : 28 Pages
| |||
Data Sheet
ABSOLUTE MAXIMUM RATINGS
Table 3.
Parameter
Supply Voltage
Power Dissipation
Common-Mode Input Voltage
Differential Input Voltage
Storage Temperature Range
Operating Temperature Range
Lead Temperature (Soldering, 10 sec)
Junction Temperature
Rating
10.6 V
See Figure 4
−VS − 0.5 V to +VS + 0.5 V
±VS
−65°C to +125°C
−40°C to +105°C
300°C
150°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
THERMAL RESISTANCE
θJA is specified for the worst-case conditions, that is, θJA is
specified for a device soldered in the circuit board for the
surface-mount packages.
Table 4.
Package Type
θJA
θJC
Unit
LFCSP_VD (ADA4817-1)
94
29
°C/W
SOIC_N_EP (ADA4817-1)
79
29
°C/W
LFCSP_WQ (ADA4817-2)
64
14
°C/W
MAXIMUM SAFE POWER DISSIPATION
The maximum safe power dissipation for the ADA4817-1/
ADA4817-2 are limited by the associated rise in junction
temperature (TJ) on the die. At approximately 150°C (which is
the glass transition temperature), the properties of the plastic
change. Even temporarily exceeding this temperature limit may
change the stresses that the package exerts on the die, permanently
shifting the parametric performance of the ADA4817-x. Exceeding
a junction temperature of 175°C for an extended period can result
in changes in silicon devices, potentially causing degradation or
loss of functionality.
The power dissipated in the package (PD) is the sum of the
quiescent power dissipation and the power dissipated in the
die due to the ADA4817-1/ADA4817-2 drive at the output.
The quiescent power is the voltage between the supply pins (VS)
multiplied by the quiescent current (IS).
ADA4817-1/ADA4817-2
PD = Quiescent Power + (Total Drive Power – Load Power) (1)
( ) PD = VS × IS
+
VS
2
× VOUT
RL
–
VOUT 2
RL
(2)
Consider RMS output voltages. If RL is referenced to −VS, as
in single-supply operation, the total drive power is VS × IOUT. If
the rms signal levels are indeterminate, consider the worst-case
scenario, when VOUT = VS/4 for RL to midsupply.
PD
=
(VS
×
IS
)+
(VS /4 )2
RL
(3)
In single-supply operation with RL referenced to −VS, the worst-
case situation is VOUT = VS/2.
Airflow increases heat dissipation, effectively reducing θJA.
More metal directly in contact with the package leads and
exposed paddle from metal traces, throughholes, ground,
and power planes also reduces θJA.
Figure 4 shows the maximum safe power dissipation in the
package vs. the ambient temperature for the exposed paddle
LFCSP_VD (single 94°C/W), SOIC_N_EP (single 79°C/W)
and LFCSP_WQ (dual 64°C/W) package on a JEDEC standard
4-layer board. θJA values are approximations.
3.5
3.0
ADA4817-2, LFCSP
2.5
ADA4817-1, SOIC
2.0
1.5
ADA4817-1, LFCSP
1.0
0.5
0
–40 –30 –20 –10 0 10 20 30 40 50 60 70 80 90 100
AMBIENT TEMPERATURE (°C)
Figure 4. Maximum Safe Power Dissipation vs. Ambient Temperature for
a 4-Layer Board
ESD CAUTION
Rev. B | Page 5 of 28
Share Link: 