ADN4605(Rev0) 查看數據表（PDF） - Analog Devices
零件编号
产品描述 (功能)
生产厂家
ADN4605 Datasheet PDF : 56 Pages
| |||
ADN4605
PARALLEL MODE SPECIFICATIONS
1
t1
CS
0
t3
t5
1
WE
0
D7:D0 1
t2
t4
A7:A0 0
1
UPDATE
0
Figure 4. Parallel Mode Write Cycle
Table 4. Parallel Mode Write Cycle Timing Specifications
Parameter
Chip Select Setup Time
Parallel Data Setup Time
WE Pulse Width
Parallel Data Hold Time
WE Pulse Separation
WE to UPDATE Delay
UPDATE Pulse Width
Chip Select Hold Time
Reset Pulse Width
Symbol
Min
t1
0
t2
0
t3
30
t4
25
t5
t6
t7
30
t8
0
20
1
CS
0
1
RE
0
1
A7:A0
0
t1
t2
ADDR 1
t3
ADDR 2
1
D7:D0
0
DATA (ADDR 1)
Figure 5. Parallel Mode Read Cycle
Table 5. Parallel Mode Read Cycle Timing Specifications
Parameter
Chip Select Setup Time
Parallel RE Setup to Valid Time
Data Access Time
Address to RE Hold Time
Data to RE Hold Time
Chip Select Hold Time
Symbol
Min
t1
0
t2
10
t3
25
t4
25
t5
25
t6
5
Rev. 0 | Page 6 of 56
t8
t6
t7
Limit
Typ
Max
50
25
40
t6
t4
t5
DATA (ADDR 2)
Limit
Typ
Max
50
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
Unit
ns
ns
ns
ns
ns
ns
Share Link: 