DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M27W256(2006) 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
生产厂家
M27W256
(Rev.:2006)
ST-Microelectronics
STMicroelectronics ST-Microelectronics
M27W256 Datasheet PDF : 23 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Device description
2
Device description
M27W256
Table 2 lists M27W256 operating modes. A single power supply is required in Read mode.
All inputs are TTL levels except for VPP and 12V on A9 for Electronic Signature.
Table 2. Operating modes
Mode
E
G
A9
VPP
Q7-Q0
Read
VIL
VIL
X
VCC
Data Out
Output Disable
VIL
VIH
X
VCC
Hi-Z
Productt((ss)) Note:
solete roduc 2.1
Productt((ss)) -- OObbsolete P 2.2
OObbssoolleettee Produc 2.3
Program
VIL Pulse
VIH
Verify
VIH
VIL
Program Inhibit
VIH
VIH
Standby
VIH
X
Electronic Signature
VIL
VIL
X = VIH or VIL, VID = 12V ± 0.5V.
X
VPP
Data In
X
VPP
Data Out
X
VPP
Hi-Z
X
VCC
Hi-Z
VID
VCC
Codes
Read mode
The M27W256 has two control functions, both of which must be logically active in order to
obtain data at the outputs. Chip Enable (E) is the power control and should be used for
device selection. Output Enable (G) is the output control and should be used to gate data to
the output pins, independent of device selection. Assuming that the addresses are stable,
the address access time (tAVQV) is equal to the delay from E to output (tELQV). Data is
available at the output after delay of tGLQV from the falling edge of G, assuming that E has
been low and the addresses have been stable for at least tAVQV-tGLQV.
Standby mode
The M27W256 has a standby mode which reduces the supply current from 10mA to 10µA
with low voltage operation VCC 3.6V, see Read Mode DC Characteristics table for details.
The M27W256 is placed in the standby mode by applying a CMOS high signal to the E
input. When in the standby mode, the outputs are in a high impedance state, independent of
the G input.
Two-line output control
Because EPROMs are usually used in larger memory arrays, this product features a 2-line
control function which accommodates the use of multiple memory connection. The two line
control function allows:
the lowest possible memory power dissipation,
complete assurance that output bus contention will not occur.
For the most efficient use of these two control lines, E should be decoded and used as the
primary device selecting function, while G should be made a common connection to all
8/23

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]