V436632Y24V PDF VIEW DOWNLOAD 数据手册 , V436632Y24V 数据表 -Mosel Vitelic Corporation DatsheetQ ...

V436632Y24V 查看數據表（PDF） - Mosel Vitelic Corporation

零件编号

产品描述 (功能)

生产厂家

V436632Y24V

256MB 144-PIN UNBUFFERED SDRAM SODIMM, 32M X 64 3.3VOLT

Mosel Vitelic Corporation

V436632Y24V Datasheet PDF : 12 Pages

1 2 3 4 5 6 7 8 9 10 Next Last

MOSEL VITELIC

V436632Y24V

Serial Presence Detect Information

A serial presence detect storage device - E2PROM -

is assembled onto the module. Information about the

module configuration, speed, etc. is written into the

SPD-Table for modules:

E2PROM device during module production using a se-

rial presence detect protocol (I2C synchronous 2-wire

bus)

Byte

Number

Function Described

SPD Entry Value

Number of SPD bytes

128

Total bytes in Serial PD

256

Memory Type

SDRAM

Number of Row Addresses (without BS bits)

Number of Column Addresses ( x16 SDRAM)

Number of DIMM Banks

Module Data Width

Module Data Width (continued)

Module Interface Levels

LVTTL

SDRAM Cycle Time at CL=3

7.5 ns/10.0 ns

SDRAM Access Time from Clock at CL=3

5.4 ns/10.0ns

Dimm Config (Error Det/Corr.)

none

Refresh Rate/Type

Self-Refresh, 7.8 µs

SDRAM width, Primary

x16

Error Checking SDRAM Data Width

n/a / x16

Minimum Clock Delay from Back to Back Ran-

dom Column Address

tccd = 1 CLK

Burst Length Supported

1, 2, 4 & 8

Number of SDRAM Banks

Supported CAS Latencies

CL = 2 / 3

CS Latencies

CS Latency = 0

WE Latencies

WL = 0

SDRAM DIMM Module Attributes

Non Buffered/Non Reg.

SDRAM Device Attributes: General

Vcc tol ± 10%

Minimum Clock Cycle Time at CAS Latency = 2

7.5 ns/10.0 ns &

Not Supported

Maximum Data Access Time from Clock for CL

7.5ns/10.0ns &

Not Supported

Minimum Clock Cycle Time at CL = 1

Not Supported

Maximum Data Access Time from Clock at CL

Not Supported

Minimum Row Precharge Time

15 ns / 20 ns

Minimum Row Active to Row Active Delay tRRD 14 ns/15 ns/16 ns

-75PC

Hex Value

-75

-10PC

V436632Y24V Rev. 1.2 March 2002

Share Link: