ATTINY861/V 查看數據表（PDF） - Atmel Corporation
零件编号
产品描述 (功能)
生产厂家
ATTINY861/V Datasheet PDF : 236 Pages
| |||
ATtiny261/461/861
6.5.4
6.5.5
6.5.6
• Bit 2 – EEMPE: EEPROM Master Program Enable
The EEMPE bit determines whether writing EEPE to one will have effect or not.
When EEMPE is set, setting EEPE within four clock cycles will program the EEPROM at the
selected address. If EEMPE is zero, setting EEPE will have no effect. When EEMPE has been
written to one by software, hardware clears the bit to zero after four clock cycles.
• Bit 1 – EEPE: EEPROM Program Enable
The EEPROM Program Enable Signal EEPE is the programming enable signal to the EEPROM.
When EEPE is written, the EEPROM will be programmed according to the EEPMn bits setting.
The EEMPE bit must be written to one before a logical one is written to EEPE, otherwise no
EEPROM write takes place. When the write access time has elapsed, the EEPE bit is cleared
by hardware. When EEPE has been set, the CPU is halted for two cycles before the next
instruction is executed.
• Bit 0 – EERE: EEPROM Read Enable
The EEPROM Read Enable Signal – EERE – is the read strobe to the EEPROM. When the cor-
rect address is set up in the EEAR Register, the EERE bit must be written to one to trigger the
EEPROM read. The EEPROM read access takes one instruction, and the requested data is
available immediately. When the EEPROM is read, the CPU is halted for four cycles before the
next instruction is executed. The user should poll the EEPE bit before starting the read opera-
tion. If a write operation is in progress, it is neither possible to read the EEPROM, nor to change
the EEAR Register.
GPIOR2 – General Purpose I/O Register 2
Bit
7
6
5
4
3
2
1
0
0x0C (0x2C)
MSB
LSB
GPIOR2
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Initial Value
0
0
0
0
0
0
0
0
GPIOR1 – General Purpose I/O Register 1
Bit
0x0B (0x2B)
Read/Write
Initial Value
7
6
5
4
3
2
1
0
MSB
LSB
GPIOR1
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
GPIOR0 – General Purpose I/O Register 0
Bit
0x0A (0x2A)
Read/Write
Initial Value
7
6
5
4
3
2
1
0
MSB
LSB
GPIOR0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
23
2588B–AVR–11/06
Share Link: 