DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

XRD9810 查看數據表(PDF) - Exar Corporation

零件编号
产品描述 (功能)
生产厂家
XRD9810 Datasheet PDF : 32 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
XRD9810/12
3-Channel 10/12-Bit Linear CCD & CIS
Sensor Signal Processors
FEATURES
D Single 10/12-Bit 8 MSPS A/D Converter
D Triple-Channel, 2.5 MSPS CCD Color Scan Mode
D Single-Channel, 6 MSPS Monochrome Scan Mode
CCD or CIS
D Triple Correlated Double Sampler
D Triple Programmable Gain Amplifier
D Serial Programming Interface
D Differential or Single Ended Inputs
D CDS for CCD or S/H Mode for CIS Images
August 1999-1
D Inverting or Non-Inverting Mode
D Internal Voltage Reference
D 5V Operation and 3V I/O Compatibility
D Low Power CMOS: 500mW @ 5V
D 32-Pin TQFP Surface Mount Package
APPLICATIONS
D CCD or CIS Color Scanners
D Multifunction Products
D Image Scanners
D Film Scanners
GENERAL DESCRIPTION
The XRD9810/12 is a fully integrated, high-performance
analog signal processor/digitizer specifically designed for
use in 3-channel linear CCD and CIS imaging
applications.
Each channel of the XRD9810/12 includes a Correlated
Double Sampler (CDS), Programmable Gain Amplifier
(PGA) and channel offset adjustment. After gain and
offset adjustment, the analog inputs are sequentially
sampled and digitized by an accurate 10-Bit (XRD9810)
or 12-Bit (XRD9812) A/D converter. The analog front-end
can be configured for inverting/ non-inverting input, CDS
or sample-hold (S/H) mode, or AC/DC coupling, making
the XRD9810/12 ideal for use in CCD, CIS and other data
acquisition applications. The CDS mode of operation
supports both line and pixel-clamp modes and can be
used to achieve significant reduction in system 1/f noise
and CCD reset clock feed-through.
PGA gain and channel offsets can be updated ona line by
line basis. Each channel can have a seperate offset and
gain setting.
The differential inputs reject common mode noise that
can accumulate in a scanner system due to lamp
switching and cabling.
In S/H mode the internal DC-restore voltage clamp can be
enabled or disabled to support AC-coupled or DC inputs.
Sampling mode, PGA gain, channel offset and input
signal polarity are all programmable through a serial
interface. PGA gain (1-10) and channel offset (-300mV to
300mV) are programmable in 256 linear steps. The A/D
Full-Scale Range (FSR) is programmable to 2V or 3V.
ORDERING INFORMATION
Part No.
XRD9810ACQ
XRD9812ACQ
Package
32-Lead TQFP
32-Lead TQFP
Operating
Temperature Range
0°C to +70°C
0°C to +70°C
Rev. 1.00
E1999
EXAR Corporation, 48720 Kato Road, Fremont, CA 94538 z (510) 668-7000 z FAX (510) 668-7017

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]