DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CAT6095(2011) 查看數據表(PDF) - ON Semiconductor

零件编号
产品描述 (功能)
生产厂家
CAT6095
(Rev.:2011)
ON-Semiconductor
ON Semiconductor ON-Semiconductor
CAT6095 Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CAT6095
Table 6. TEMPERATURE SENSOR REGISTERS
Register Address
Register Name
0x00
Capability Register
0x01
Configuration Register
0x02
High Limit Register
0x03
Low Limit Register
0x04
Critical Limit Register
0x05
Temperature Data Register
0x06
Manufacturer ID Register
0x07
Device ID/Revision Register
0x08
Reserved
PowerOn Default
0x007F
0x0000
0x0000
0x0000
0x0000
Undefined
0x1B09
0x0813
Read/Write
Read
Read/Write
Read/Write
Read/Write
Read/Write
Read
Read
Read
Table 7. CAPABILITY REGISTER
B15
B14
B13
RFU
RFU
RFU
B7
B6
B5
EVSD
TMOUT
RFU
B12
B11
RFU
RFU
B4
B3
TRES [1:0]
B10
RFU
B2
RANGE
B9
RFU
B1
ACC
B8
RFU
B0
EVENT
Bit
Description
B15:B8
Reserved for future use; can not be written; should be ignored; will typically read as 0
B7 (Note 8)
0:
1:
Configuration register bit 4 is frozen upon setting Configuration register bit 8
(i.e. a TS shutdown freezes the EVENT output)
Configuration register bit 4 is cleared upon setting Configuration register bit 8
(i.e. a TS shutdown deasserts the EVENT output)
B6
0:
The TS implements SMBus timeout within the range 10 to 60 ms
1:
The TS implements SMBus timeout within the range 25 to 35 ms
B5
B4:B3
0:
Pin A0 VHV compliance required for RSWP/SPD compatibility not explicitly stated
1:
Pin A0 VHV compliance required for RSWP/SPD compatibility explicitly stated
00:
LSB = 0.50°C (9 bit resolution)
01:
LSB = 0.25°C (10 bit)
10:
LSB = 0.125°C (11 bit)
11:
LSB = 0.0625°C (12 bit)
B2
0:
Positive Temperature Only
1:
Positive and Negative Temperature
B1
0:
±2°C over the active range and ±3°C over the operating range (Class C)
1:
±1°C over the active range and ±2°C over the monitor range (Class B)
B0
0:
Critical Temperature only
1:
Alarm and Critical Temperature
8. Configuration Register bit 4 can be cleared (but not set) after Configuration Register bit 8 is set, by writing a “1” to Configuration Register
bit 5 (i.e. the EVENT output can be de-asserted during TS shut-down periods)
http://onsemi.com
9

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]