CY62256LL-55SNE 查看數據表（PDF） - Cypress Semiconductor
零件编号
产品描述 (功能)
生产厂家
CY62256LL-55SNE Datasheet PDF : 12 Pages
| |||
Switching Waveforms (continued)
Read Cycle No. 2 [13, 14]
tRC
CE
tACE
OE
DATA OUT
VCC
SUPPLY
CURRENT
tDOE
tLZOE
HIGH IMPEDANCE
tLZCE
tPU
50%
CY62256
DATA VALID
tHZOE
tHZCE
HIGH
IMPEDANCE
tPD
ICC
50%
ISB
[10, 15, 16]
Write Cycle No. 1 (WE Controlled)
tWC
ADDRESS
CE
tAW
tHA
tSA
WE
tPWE
OE
DATA I/O
NOTE 17
tHZOE
tSD
DATAIN VALID
[10, 15, 16]
Write Cycle No. 2 (CE Controlled)
tWC
ADDRESS
CE
tSCE
tSA
tAW
WE
DATA I/O
tSD
DATAIN VALID
Notes:
14. Address valid prior to or coincident with CE transition LOW.
15. Data I/O is high impedance if OE = VIH.
16. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
17. During this period, the I/Os are in output state and input signals should not be applied.
Document #: 38-05248 Rev. *C
tHD
tHA
tHD
Page 6 of 12
Share Link: 