CY7C1334H-133AXC 查看數據表（PDF） - Cypress Semiconductor
零件编号
产品描述 (功能)
生产厂家
CY7C1334H-133AXC Datasheet PDF : 13 Pages
| |||
CY7C1334H
Interleaved Burst Address Table
(MODE = Floating or VDD)
First
Address
A1, A0
Second
Address
A1, A0
Third
Address
A1, A0
00
01
10
01
00
11
10
11
00
11
10
01
Fourth
Address
A1, A0
11
10
01
00
Linear Burst Address Table (MODE = GND)
First
Address
A1, A0
00
01
10
11
Second
Address
A1, A0
01
10
11
00
Third
Address
A1, A0
10
11
00
01
Fourth
Address
A1, A0
11
00
01
10
Cycle Description Truth Table[2, 3, 4, 5, 6, 7, 8]
Operation
Deselect Cycle
Address
Used CE
None
H
ZZ ADV/LD WE BWx OE CEN
L
L
X
X
X
L
CLK
L-H
DQ
Tri-State
Continue Deselect Cycle
None
X
L
H
X
X
X
L
L-H Tri-State
Read Cycle (Begin Burst)
External L
L
L
H
X
L
L
L-H Data Out (Q)
Read Cycle (Continue Burst)
Next
X
L
H
X
X
L
L
L-H Data Out (Q)
NOP/Dummy Read (Begin Burst) External L
L
L
H
X
H
L
L-H Tri-State
Dummy Read (Continue Burst)
Next
X
L
H
X
X
H
L
L-H Tri-State
Write Cycle (Begin Burst)
External L
L
L
L
L
X
L
L-H Data In (D)
Write Cycle (Continue Burst)
Next
X
L
H
X
L
X
L
L-H Data In (D)
NOP/WRITE ABORT (Begin Burst) None
L
L
L
L
H
X
L
L-H Tri-State
WRITE ABORT (Continue Burst) Next
X
L
H
X
H
X
L
L-H Tri-State
IGNORE CLOCK EDGE (Stall)
Current
X
L
X
X
X
X
H
L-H
-
Sleep MODE
None
X
H
X
X
X
X
X
X
Tri-State
Notes:
2. X = “Don't Care.” H = HIGH, L = LOW. CE stands for ALL Chip Enables active. BWx = 0 signifies at least one Byte Write Select is active, BWx = Valid signifies
that the desired Byte Write Selects are asserted, see Write Cycle Description table for details.
3. Write is defined by BW[A:D], and WE. See Write Cycle Descriptions table.
4. When a write cycle is detected, all I/Os are three-stated, even during byte writes.
5. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
6. CEN = H, inserts wait states.
7. Device will power-up deselected and the I/Os in a three-state condition, regardless of OE.
8. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP[A:D] = Tri-State when
OE is inactive or when the device is deselected, and DQs = data when OE is active.
Document #: 38-05678 Rev. *B
Page 5 of 13
[+] Feedback
Share Link: 