CY7C68000-56PVCT(2004) 查看數據表（PDF） - Cypress Semiconductor
零件编号
产品描述 (功能)
生产厂家
CY7C68000-56PVCT Datasheet PDF : 14 Pages
| |||
PRELIMINARY
9.2.2
HS/FS Interface Timing–30 MHz
CLK
Control_In
TCSU_MIN
TCH_MIN
DataIn
Control_Out
DataOut
TDSU_MIN
TDH_MIN
TVSU_MIN
TVH_MIN
TCDO
TCCO
TCVO
Figure 9-2. 30-MHz Timing Interface Timing Constraints
CY7C68000
Table 9-2. 30 MHz Timing Interface Timing Constraints Parameters
Parameter
TCSU_MIN
TCH_MIN
TDSU_MIN
TDH_MIN
TCCO
TCDO
TVSU_MIN
TVH_MIN
TCVO
Description
Minimum set-up time for TXValid
Minimum hold time for TXValid
Minimum set-up time for Data (Transmit direction)
Minimum hold time for Data (Transmit direction)
Clock to Control Out time for TXReady, RXValid,
RXActive and RXError
Clock to Data out time (Receive direction)
Minimum set-up time for ValidH (transmit Direction)
Minimum hold time for ValidH (Transmit direction)
Clock to ValidH out time (Receive direction)
Min.
20
1
20
1
1
1
20
1
1
Typ.
Max.
Unit
ns
ns
ns
ns
20
ns
20
ns
ns
ns
20
ns
Notes
Document #: 38-08016 Rev. *E
Page 10 of 14
Share Link: 