DS1254
Figure 5. Memory Write Cycle Timing, Write-Enable Controlled (Notes 5, 6, 8, 10, 11, 12,
and 13)
ADDRESS
CE
WE
tWC
tAW
tWP
tODW
tAH1
tOEW
DQ0–DQ7
tDS
tDH1
DATA IN
STABLE
Figure 6. Memory Write Cycle Timing, Chip-Enable Controlled (Notes 5, 7, 8, 10, 11, 12,
and 13)
tWC
ADDRESS
tAW
tWP
tAH2
CE
WE
tCOE
tODW
DQ0–DQ7
tDS
tDH2
DATA IN
STABLE
10 of 17