DS2745U 查看數據表（PDF） - Maxim Integrated

零件编号

产品描述 (功能)

生产厂家

DS2745U

Low-Cost I2C Battery Monitor

Maxim Integrated 

DS2745 Low-Cost I2C Battery Monitor

CURRENT BLANKING

The Current Blanking feature modifies current measurement result prior to being accumulated in the ACR. Current

Blanking occurs conditionally when a current measurement (raw current + COBR) falls in one of two defined

ranges. The first range prevents charge currents less than 100V from being accumulated. The second range

prevents discharge currents less than 25V in magnitude from being accumulated. Charge current blanking is

always performed, however, discharge current blanking must be enabled by setting the NBEN bit in the

Status/Config register. See the register description for additional information.

ACCUMULATION BIAS

The Accumulation Bias register (ABR) allows a programmable offset value to be added to the current accumulation

process. The new ACR value results from the addition of the Current register value plus ABR plus the previous

ACR value. ABR can be used to intentionally skew the current accumulation to estimate system stand-by currents

that are too small to measure. ABR value is not subject to the Current Blanking thresholds.

Read and write access is allowed to the ABR. Whenever the ABR is written, the new value is applied to all

subsequent current measurements. ABR can be set to any value between +198.1V and -199.7V in 1.56V

steps. The ABR value is stored as a two’s complement value in volatile memory, and must be initialized via the

interface on power-up. Figure 9 describes the ABR address, format, and resolution.

Figure 9. ACCUMULATION BIAS REGISTER FORMAT

Address 62

S 26 25

MSb

“S”: sign bit

24 23 22 21 20

LSb

Units: 1.56V/Rsns

MEMORY

The DS2745 has memory space with registers for instrumentation, status, and control. When the MSB of a two-

byte register is read, both the MSB and LSB are latched and held for the duration of the read data command to

prevent updates during the read and ensure synchronization between the two register bytes. For consistent results,

always read the MSB and the LSB of a two-byte register during the same read data command sequence.

10 of 15

Share Link: