FM25C160 查看數據表（PDF） - Ramtron International Corporation
零件编号
产品描述 (功能)
生产厂家
FM25C160 Datasheet PDF : 13 Pages
| |||
FM25C160 - Automotive Temp.
Figure 9. Memory Write
Figure 10. Memory Read
Endurance
Internally, a FRAM operates with a read and restore
mechanism similar to a DRAM. Therefore,
endurance cycles are applied for each access: read or
write. The FRAM architecture is based on an array of
rows and columns. Each access causes an endurance
cycle for an entire row. Therefore, data locations
targeted for substantially differing numbers of cycles
should not be located within the same row. In the
FM25C160, there are 512 rows each 32 bits wide.
Regardless, FRAM read and write endurance is
effectively unlimited at the 15 MHz clock speed.
Even at 2000 accesses per second to the same row, 15
years time will elapse before 1012 endurance cycles
occur.
Rev. 3.1
July 2007
Page 8 of 13
Share Link: 